Decoupling capacitor for surface mounted leadless chip carrier,

Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

174 52FP, H01G 114, H01C 101

Patent

active

047348194

ABSTRACT:
Several embodiments of a decoupling capacitor are described which incorporate at least one multilayer capacitive element and which utilize metallized dielectric (i.e., ceramic) substrates rather than a pair of conductors. Also, several types of multilayer ceramic capacitor elements are disclosed which provide a low induction parallel-plate type capacitive structure. The decoupling capacitor assemblies of the present invention are specifically sized and configured so as to be either received in the space directly below the integrated circuit chip and between the downwardly extending pins of a PGA package or "leaded" chip carrier package or to be mounted directly over a "leadless" chip carrier package.

REFERENCES:
patent: 3264709 (1966-08-01), Lupfer
patent: 3617817 (1971-11-01), Kawakatsu et al.
patent: 4385342 (1983-05-01), Puppolo et al.
patent: 4494169 (1985-01-01), Watson

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Decoupling capacitor for surface mounted leadless chip carrier, does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoupling capacitor for surface mounted leadless chip carrier, , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoupling capacitor for surface mounted leadless chip carrier, will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1092725

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.