Decompression processor for video applications

Image analysis – Histogram processing – For setting a threshold

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

382 43, 348416, G06K 936, G06K 946, H04N 712

Patent

active

053793560

ABSTRACT:
A method and a structure are provided to decode intraframe and interframe coded compressed video data. In one embodiment, a decompression structure having a processor is provided with a global bus over which a decoder coprocessor, an inverse discrete cosine transform coprocessor and a motion compensation coprocessor communicate. The decompression structure communicates with a host computer over a host bus and with an external dynamic random access memory over a memory bus. The processor provides overall control to the coprocessors by reading and writing into a plurality of data and control registers, each register associated with one of the coprocessors. A structure including four of the decompression structures and a method are provided for decoding high definition television (HDTV) signals. In this structure for decoding HDTV signals, each decompression structure decodes a 480.times.1088-pixel picture area with access to up to two additional 240.times.1088-pixel picture areas.

REFERENCES:
patent: 4703349 (1987-10-01), Bernstein
patent: 4748511 (1988-05-01), Nichols et al.
patent: 4827338 (1989-05-01), Gerard
patent: 4897717 (1990-01-01), Hamilton et al.
patent: 4969040 (1990-11-01), Gharavi
patent: 4974078 (1990-11-01), Tsai
patent: 5057918 (1991-10-01), Denoyelle et al.
patent: 5136371 (1992-08-01), Savatier et al.
"A Chip Set Core for Image Compression", by Alain Artieri, et al., IEEE Transactions on Consumer Electronics, vol. 36, No. 3, Aug. 1990, New York, pp. 395-402.
"A Parallel Architechture for Real-Time Video Coding", by Luis de Sa, et al., Microprocessing and Microprogramming, vol. 30, No. 1-5, Aug. 1990, Amsterdam, NL, pp. 439-445.
"A Multiprocessor System Utilizing Enhanced DSP's for Image Processing", by Hirotada Ueda, et al., Proceedings International Conference on Systolic Arrays, 25 May 1988, San Diego, pp. 611-620.
"A General Architecture of Video Codec for Real Time Communications at 64 kbit/s", by M. Balestri, et al., Signal Processing Image Communication, vol. 1, No. 2, Oct. 1989, Amsterdam, NL, pp. 239-243.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Decompression processor for video applications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decompression processor for video applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decompression processor for video applications will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2217314

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.