Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1994-10-11
1998-09-29
Tung, Kee M.
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
395164, 345202, 345203, 348426, 348721, 382233, G06F 1516
Patent
active
058156461
ABSTRACT:
A method and structure including four video decompression structures and eight memory banks are provided for decoding high definition television (HDTV) signal. In this HDTV decompression structure, the 1920.times.1080 pixel display space is divided into four vertical sections of 480.times.1080 pixels. Each memory bank stores the values of pixels in one non-overlapping group of 240.times.1080 pixels. Each decompression structure decodes a 480.times.1088-pixel picture area with access to up to two additional 240.times.1088-pixel picture areas. The video decompression structures decode the vertical sections in lock-step to avoid the problem of the same bank of memory being accessed by more than one video decompression structure. In one embodiment of the present invention, a macroblock fetch can cross 1-4 DRAM page boundaries. So, in order to maintain the lock-step relationship of the video decompression structures, each page mode access is limited to fetching only an 8.times.8 quad pixel picture area, so that regardless of the number of DRAM page boundaries required to be crossed, four page mode access cycles are required for each reference macroblock fetched.
REFERENCES:
patent: 4546451 (1985-10-01), Bruce
patent: 4677483 (1987-06-01), Dischert et al.
patent: 4703349 (1987-10-01), Bernstien
patent: 4748511 (1988-05-01), Nichols et al.
patent: 4827338 (1989-05-01), Gerard
patent: 4862267 (1989-08-01), Gillard et al.
patent: 4888582 (1989-12-01), Schnarel
patent: 4897717 (1990-01-01), Hamilton et al.
patent: 4951042 (1990-08-01), Belch
patent: 4969040 (1990-11-01), Gharavi
patent: 4974078 (1990-11-01), Tsai
patent: 5012337 (1991-04-01), Gillard
patent: 5021881 (1991-06-01), Avis et al.
patent: 5057918 (1991-10-01), Denoyelle
patent: 5136371 (1992-08-01), Savatier
patent: 5138447 (1992-08-01), Shen et al.
patent: 5239512 (1993-08-01), Fautier et al.
patent: 5239654 (1993-08-01), Ing-Simmons
patent: 5293480 (1994-03-01), Miller
patent: 5300947 (1994-04-01), Katsura et al.
patent: 5337154 (1994-08-01), Dorricott et al.
patent: 5381145 (1995-01-01), Allen et al.
patent: 5388207 (1995-02-01), Chia et al.
Article entitled "A Chip Set Core For Image Compression" by Alain Artieri, Oswald Colavin, IEEE Traansactions on Consumer Electronics, Aug. 1990, No. 3, New York, pp. 395-402.
Article entitled "A Parallel Architecture For Real-Time Video Coding" by Luis de Sa, Vitor Silva, etc, Microprocessing and Microprogramming Proc. EUROMICRO 90, Aug. 1990, Nos. 1/5, Amsterdam, NL, pp. 439-445.
Excerpt from book entitled "International Conference on Systolic Arrays", May 25-27, 1988, A Multiprocessor System Utilizing Enhanced DSP's For Image Processing by Hirota Ueda, etc., 1988 IEEE, pp. 611-620.
Article entitled "A General Architecture of Video Codec For Eeal Time Communication at 64 kbit/s" by M. Balestri and A. Rinaudo, Signal Processing Image Communication, Oct. 1989, No. 2, Amsterdam, NE, pp. 239-243.
Galbi David E.
Liao Frank H.
Purcell Stephen C.
Tse Yvonne C.
C-Cube Microsystems
Chauhan U.
Kwok Edward C.
Tung Kee M.
LandOfFree
Decompression processor for video applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decompression processor for video applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decompression processor for video applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-694616