Decoding circuit for use in semiconductor read only memory

Details Decoding circuit for use in semiconductor read only memory Decoding circuit for use in semiconductor read only memory

1995-05-24

1996-11-19

Nelms, David C.

Static information storage and retrieval

Addressing

36523006, G11C 800

Patent

active

055770037

ABSTRACT:
A decoding circuit for use in a semiconductor read only memory includes a predecoding unit receiving a first address signal group of a given address, for generating a plurality of word selection driving signals, and a plurality of decoder blocks each receiving a second address portion of the same address different from the first address signal group. Each of the decoder blocks includes a selecting unit receiving the second address signal group for outputting an active first word selection control signal when the decoder block is designated by the second address signal group, and a pair of word selecting units receiving the first word selection control signal and a third address signal group of the same address different from the first and second address signal groups, for generating a pair of second complementary word selection control signals and another pair of third complementary word selection control signals. Each decoder block also includes a plurality of decoding units each including a series-circuit constituted of first, second, third and fourth series-connected transistors, having their control electrode connected to receive the second and third complementary word selection control signals, respectively. Opposite ends of the series-circuit are connected to receive a corresponding one of the word selection driving signals. A connection node between the first and second transistors generates a first word selecting signal, and a connection node between the third and fourth transistors generates a second word selecting signal. Only one of the word selecting signal is activated at a time.

REFERENCES:
patent: 5159215 (1992-10-01), Murotani
patent: 5297084 (1994-03-01), Ban
patent: 5440518 (1995-08-01), Hazani

Affiliated with

Also associated with

Rating

Decoding circuit for use in semiconductor read only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding circuit for use in semiconductor read only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding circuit for use in semiconductor read only memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-546270