Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-09-18
2007-09-18
Elms, Richard T. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S230030, C365S230060
Reexamination Certificate
active
11146952
ABSTRACT:
A decoding circuit for non-binary groups of memory line drivers is disclosed. In one embodiment, an integrated circuit is disclosed comprising a binary decoder and circuitry operative to perform a non-binary arithmetic operation, wherein a result of the non-binary arithmetic operation is provided as input to the binary decoder. In another embodiment, an integrated circuit is disclosed comprising a memory array comprising a plurality of array lines, a non-integral-power-of-two number of array line driver circuits, and control circuitry configured to select one of the array line driver circuits. The control circuitry can comprise a binary decoder and a pre-decoder portion that performs a non-binary arithmetic operation. The concepts described herein may be used alone or in combination.
REFERENCES:
patent: 4602354 (1986-07-01), Craycraft et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4868616 (1989-09-01), Johnson et al.
patent: 5220518 (1993-06-01), Haq
patent: 5301144 (1994-04-01), Kohno
patent: 5429968 (1995-07-01), Koyama
patent: 5568421 (1996-10-01), Aritome
patent: 5583500 (1996-12-01), Allen et al.
patent: 5621683 (1997-04-01), Young
patent: 5715189 (1998-02-01), Asakura
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5854763 (1998-12-01), Gillingham et al.
patent: 5926415 (1999-07-01), Shin
patent: 5991193 (1999-11-01), Gallagher et al.
patent: 6004825 (1999-12-01), Seyyedy
patent: 6005270 (1999-12-01), Noguchi
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6130835 (2000-10-01), Scheuerlein
patent: 6134168 (2000-10-01), Harrington et al.
patent: 6163048 (2000-12-01), Hirose et al.
patent: 6185121 (2001-02-01), O'Neill
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6324093 (2001-11-01), Perner et al.
patent: 6335890 (2002-01-01), Reohr et al.
patent: 6356477 (2002-03-01), Tran
patent: 6363000 (2002-03-01), Perner et al.
patent: 6385074 (2002-05-01), Johnson et al.
patent: 6420215 (2002-07-01), Knall et al.
patent: 6445613 (2002-09-01), Nagai
patent: 6462979 (2002-10-01), Schlösser et al.
patent: 6473328 (2002-10-01), Mercaldi
patent: 6477077 (2002-11-01), Okazawa
patent: 6490194 (2002-12-01), Hoenigschmid
patent: 6498747 (2002-12-01), Gogl et al.
patent: 6504246 (2003-01-01), Roth et al.
patent: 6515888 (2003-02-01), Johnson et al.
patent: 6522594 (2003-02-01), Scheuerlein
patent: 6525953 (2003-02-01), Johnson
patent: 6545898 (2003-04-01), Scheuerlein
patent: 6567287 (2003-05-01), Scheuerlein
patent: 6584006 (2003-06-01), Viehmann
patent: 6611453 (2003-08-01), Ning
patent: 6618295 (2003-09-01), Scheuerlein
patent: 6631085 (2003-10-01), Kleveland et al.
patent: 6639822 (2003-10-01), Fujisawa et al.
patent: 6661730 (2003-12-01), Scheuerlein et al.
patent: 6687147 (2004-02-01), Fricke et al.
patent: 6704224 (2004-03-01), Natori
patent: 6735104 (2004-05-01), Scheuerlein
patent: 6822903 (2004-11-01), Scheuerlein et al.
patent: 6849905 (2005-02-01), Ilkbahar et al.
patent: 6856572 (2005-02-01), Scheuerlein et al.
patent: 6859410 (2005-02-01), Scheuerlein et al.
patent: 6873567 (2005-03-01), Buettner et al.
patent: 6879505 (2005-04-01), Scheuerlein
patent: 6881994 (2005-04-01), Lee et al.
patent: 7054219 (2006-05-01), Petti et al.
patent: 7142471 (2006-11-01), Fasoli et al.
patent: 7177227 (2007-01-01), Petti et al.
patent: 2002/0054505 (2002-05-01), Micheloni et al.
patent: 2003/0021148 (2003-01-01), Scheuerlein
patent: 2003/0202404 (2003-10-01), Scheuerlein
patent: 2004/0002184 (2004-01-01), Cleeves
patent: 2004/0068704 (2004-04-01), Park et al.
patent: 2004/0124415 (2004-07-01), Walker et al.
patent: 2004/0124466 (2004-07-01), Walker et al.
patent: 2004/0125629 (2004-07-01), Scheuerlein et al.
patent: 2004/0145024 (2004-07-01), Chen et al.
patent: 2004/0188714 (2004-09-01), Scheuerlein et al.
patent: 2005/0121790 (2005-06-01), Cleeves et al.
patent: 2005/0122779 (2005-06-01), Fasoli et al.
patent: 2005/0122780 (2005-06-01), Chen et al.
patent: 2005/0128807 (2005-06-01), Chen et al.
patent: 2006/0145193 (2006-07-01), So et al.
patent: 2006/0146639 (2006-07-01), Fasoli et al.
patent: 2006/0221752 (2006-10-01), Fasoli et al.
patent: 0 073 486 (1983-03-01), None
patent: 0 395 886 (1990-11-01), None
patent: 0 924 709 (1999-06-01), None
patent: 1998-10149688 (1998-06-01), None
patent: 2001-028427 (2001-01-01), None
patent: 2002-280467 (2002-09-01), None
patent: WO-2002-43067 (2002-05-01), None
Compardo, Giovanni et al., “40-mm23-V-Only 50-MHz 64-Mb 2-b/cell CHE NOR Flash Memory,” IEEE Journal of Solid State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1655-1667.
Crowley, Matthew et al., “512Mb PROM with 8 Layers of Antifuse/Diode Cells”, 2003 IEEE ISSCC Conference, Session 16, Non-Volatile Memory, Paper 16.4, pp. 1-3, and corresponding presentation slides (23 pages).
Durlam, M. et al., “Nonvolatile RAM Based on Magnetic Tunnel Junction Elements,” 2000 IEEE International Solid State Circuits Conference, ISSCC2000/Session 7/TD: Emerging Memory & Device Technologies, Feb. 2000, pp. 130-131.
Evans, Robert J. et al., “Energy Consumption Modeling and Optimization for SRAM's,” IEEE Journal of Solid-State Circuits, vol. 30, No. 5, May 1995, pp. 571-579.
Greene, Jonathan et al., “Antifuse Field Programmable Gate Arrays,” Proceedings of the IEEE, vol. 81, No. 7, New York, Jul. 1993, pp. 1042-1056.
Motta, Ilaria et al., “High-Voltage Management in Single-Supply CHE NOR-Type Flash Memories,” Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003, pp. 554-568.
Naji, Peter K. et al. “A 256k 3.0V ITIMTJ Nonvolatile Magnetoresistive RAM,” 2001 IEEE ISSCC, Feb. 6, 2001, Paper 7.6, and corresponding presentation slides (35 pages).
Nishihara, Toshiyuki et al., “A Quasi-Matrix Ferroelectric Memory for Future Silicon Storage,” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1479-1484.
Okuda, Takashi et al., “A Four-level Storage 4-Gb DRAM,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1743-1747.
Sugibayashi, Tadahiko et al., “A 30-ns 256-Mb DRAM with a Multidivided Array Structure,” IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1092-1098.
Takeuchi, Ken et al., “A Negative Vth Cell Architecture for Highly Scalable, Excellently Noise-Immune, and Highly Reliable NAND Flash Memories,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 675-684.
Fasoli Luca G.
Petti Christopher J.
Scheuerlein Roy E.
Brinks Hofer Gilson & Lione
Elms Richard T.
SanDisk 3D LLC
Wendler Eric
LandOfFree
Decoding circuit for non-binary groups of memory line drivers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoding circuit for non-binary groups of memory line drivers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding circuit for non-binary groups of memory line drivers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3728288