Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1990-05-25
1992-04-07
Bowler, Alyssa H.
Static information storage and retrieval
Addressing
Plural blocks or banks
365 68, 36523006, 365231, G11C 700, G11C 800
Patent
active
051034263
ABSTRACT:
An address decoding circuit for a functional block comprises branch portions serially connected with each other, in which a selecting signal is outputted on one of two output portions in accordance with the first bit information of an address signal when a selecting signal is applied to the first stage branch portion. The second stage output portion, to which the selecting signal is applied, outputs a selecting signal on one of two output portions in response to the second bit information of the address signal, in accordance with the selecting signal. Thereafter, each branch portion of the third to last stages outputs a selecting signal on one of two output portions in response to respective contents of the third bit to last bit of the address signal in accordance with the selecting signal applied from the preceding stage. By this selecting signal, a memory cell as a functional block portion is selected and is activated.
REFERENCES:
patent: 4725742 (1988-02-01), Tachimori et al.
patent: 4751684 (1988-06-01), Holt
patent: 4845678 (1989-07-01), van Berkel et al.
patent: 4972380 (1990-11-01), Hidaka et al.
Fujishima Kazuyasu
Hidaka Hideto
Matsuda Yoshio
Bowler Alyssa H.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Decoding circuit and method for functional block selection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoding circuit and method for functional block selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding circuit and method for functional block selection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1900738