Decoding arrangements for synchronous receivers

Details Decoding arrangements for synchronous receivers Decoding arrangements for synchronous receivers

1984-08-03

1987-05-05

Yusko, Donald J.

Communications: electrical

Continuously variable indicating

With meter reading

455343, H04Q 700, H04B 116

Patent

active

046636234

ABSTRACT:
In a decoder suitable for use in a paging receiver of the type responsive to a transmission which includes a preamble sequence followed by batches each containing a synchronization word followed by a plurality of address and/or message words, the decoder is operative to detect a single synchronization word. Thereafter, the decoder is powered up to search in its specific frame in each batch by means of a clock which has been synchronized with the transmission and which provides the timing for searching in the specific frame of all subsequent batches.
The clock may have coarse and fine modes of timing control, the coarse mode being applicable when initial bit synchronization is being attained, and the fine mode being applied subsequently to reduce the risk of the clock drifting out of synchronization.

REFERENCES:
patent: 4353065 (1982-10-01), Mori
patent: 4437095 (1984-03-01), Akahori et al.
patent: 4479261 (1984-10-01), Oda
patent: 4506386 (1985-03-01), Ichikawa
patent: 4523332 (1985-06-01), Mori

Affiliated with

Also associated with

Rating

Decoding arrangements for synchronous receivers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding arrangements for synchronous receivers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding arrangements for synchronous receivers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401183