Decoder for decoding symmetric/asymmetric delay modulation...

Details Decoder for decoding symmetric/asymmetric delay modulation... Decoder for decoding symmetric/asymmetric delay modulation...

2006-07-25

2006-07-25

Young, Brian (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

Reexamination Certificate

active

07081840

ABSTRACT:
The invention relates to a decoder for decoding a received signal to obtain a corresponding decoded bit series. The signal comprises a plurality of pulses. The decoder comprises a memory, a counting module, a transform module, and a logic module. The memory is for storing a predetermined look-up table; the look-up table comprises plural kinds of edge time duties and the corresponding decoded bit combinations thereof. The counting module is for measuring the edge time duty between high edges and low edges of adjacent pulses of the signal, so as to obtain a first and a second time series. The transform module, according to the look-up table, is for translating the first time series to a first decoded series, and the second time series to a second decoded series. The logic module is for performing a corresponding logic operation on the first and the second decoded series, so as to obtain the decoded bit series.

REFERENCES:
patent: 4313174 (1982-01-01), White
patent: 5923191 (1999-07-01), Nemetz et al.

Affiliated with

Also associated with

Rating

Decoder for decoding symmetric/asymmetric delay modulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder for decoding symmetric/asymmetric delay modulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder for decoding symmetric/asymmetric delay modulation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3610609