Decoder clutching system for minicomputers

Details Decoder clutching system for minicomputers Decoder clutching system for minicomputers

1975-12-08

1977-12-20

Schaefer, Robert K.

Registers

Calculators

Input-output calculator to indicator, printer, etc.

340365R, 178 17D, 178 81, 192 84R, G06K 100

Patent

active

040643883

ABSTRACT:
A decoder clutching system for use in a minicomputer such as the Burroughs Series-L or TC-Series minicomputer is employed to reduce noise and extend the life of the decoder while minimizing power consumption. An electromagnetic master clutch is secured to a main motor which enables a decoder to be intermittently driven in response to decoder alert or command signals representing anticipated binary to decimal conversion by the decoder. The motor operates continuously so as to drive the decoder only when the electromagnetic master clutch is energized and to release the drive to the decoder when the master clutch is de-energized.

REFERENCES:
patent: 3258094 (1966-06-01), Zechnall
patent: 3261914 (1966-07-01), Evans, Jr.
patent: 3305062 (1967-02-01), Kittredge
patent: 3539723 (1970-11-01), Matjke
patent: 3662382 (1972-05-01), Janis
patent: 3754631 (1973-08-01), Wang et al.
patent: 3873843 (1975-03-01), Martin

Affiliated with

Also associated with

Rating

Decoder clutching system for minicomputers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder clutching system for minicomputers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder clutching system for minicomputers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-601198