Static information storage and retrieval – Addressing
Patent
1986-12-10
1988-07-12
Moffitt, James W.
Static information storage and retrieval
Addressing
307449, G11C 800
Patent
active
047574780
ABSTRACT:
An elementary decoder circuit for a monolithically integrated static random access memory is constructed by means of gallium arsenide field effect transistors and formed by a NOR-gate whose n inputs receive the n coded addressing signals a.sub.1, a.sub.2, . . . , a.sub.n of the memory, or their complements, and whose output supplied a signal which is applied to the upper transistor of a push-pull stage as well as a complementary signal, obttained via an inverter transistor, which is applied to the lower transistor of the push-pull stage. The junction point of the two transistors of the push-pull stage supplies the word line signal of the memory, and the two transistors of the push-pull stage are of the enhancement type, like the transistors of the NOR-gate, the output signal of the NOR-gate being applied to the input of the inverter transistor via a level shifting diode so that the biasing of the transistors of the push-pull stage results in an extremenly fast data transfer from the output of the NOR-gate to the word line.
REFERENCES:
patent: 3863230 (1975-01-01), Regitz et al.
patent: 3995171 (1976-11-01), Sonoda
patent: 4446386 (1984-05-01), Kurafuji
patent: 4563598 (1986-01-01), Oritani
Ducourant Thierry
Gabillard Bertrand
Biren Steven R.
Moffitt James W.
Oisher Jack
U.S. Philips Corporation
LandOfFree
Decoder circuit for a static random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoder circuit for a static random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder circuit for a static random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-668680