Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1997-08-20
1999-03-30
Nelms, David
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36523008, 365105, G11C 800
Patent
active
058897259
ABSTRACT:
A semiconductor or memory device has a decoder circuit for decoding a plurality of external address signals. The external address signals include first and second external address signals. A first address buffer receives the first external address signals and outputs first internal address signals to first address lines. A second address buffer receives the second external address signals and outputs second internal address signals to second address lines. First predecoders have input terminals connected to the first address lines, and output first predecode signals to first predecode lines. Second predecoders have input terminals connected to the second address lines and output second predecode signals to second predecode lines. Main decoders have input terminals connected to the first predecode lines and the second predecode lines and output decode signals. The number of the first external address signals are greater than the number of the second external address signals. The second predecoders and the second predecode lines are provided at least in double in such a manner that inputs of the main decoders to be connected to each of the second predecode lines are equal in number to inputs of the main decoders to be connected to each of the first predecode lines. It is possible to shorten the transition time of predecode signals because of the same capacitive load of the predecoder circuit.
REFERENCES:
patent: 5379264 (1995-01-01), Kobayashi et al.
patent: 5402377 (1995-03-01), Ohhata et al.
patent: 5467318 (1995-11-01), Motomura
patent: 5668772 (1997-09-01), Hotta
patent: 5721709 (1998-02-01), Nakamura
Aikawa Tadao
Hatakeyama Atsushi
Mochizuki Hirohiko
Nishimura Koichi
Yamaguchi Shusaku
Fujitsu Limited
Nelms David
Nguyen Vanthu
LandOfFree
Decoder circuit for a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoder circuit for a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder circuit for a semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1220816