Decoder circuit and decoding method

Details Decoder circuit and decoding method Decoder circuit and decoding method

2007-07-31

2007-07-31

Young, Brian (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Coding by table look-up techniques

C341S051000

Reexamination Certificate

active

11383296

ABSTRACT:
A decoder circuit includes a first delay means for delaying unit data read out from a dictionary, a selecting means for selecting data and a second delay means for delaying data selected by the selecting means, wherein delayed data from the second selecting means is written again in the dictionary, the selecting means is supplied with delayed data from the first delay means and delayed data from the second delay means and the selecting means selects delayed data from the second delay means if a read address and a write address of the dictionary fall within a range of a predetermined distance corresponding to delay amounts of the first and second delay means and the selecting means selects delayed data from the first delay means in other cases.

REFERENCES:
patent: 2002/0176302 (2002-11-01), Jung et al.
patent: 2003/0202385 (2003-10-01), Shin
patent: 2004/0260912 (2004-12-01), Linnermark

Affiliated with

Also associated with

Rating

Decoder circuit and decoding method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder circuit and decoding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder circuit and decoding method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3796392