Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1986-04-03
1987-03-17
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307279, 307269, 307443, 365230, H03K 19094, H03K 19096, H03K 1920, G11C 800
Patent
active
046510290
ABSTRACT:
A decoder circuit used in a semiconductor memory device including a first and second voltage terminals; a NOR gate circuit including a plurality of inverter transistors for receiving address signals and connected in parallel between the first voltage terminal and a common output node, and a positive feedback transistor for positively feeding back a signal on the common output node and operatively connected between the second voltage terminal and the common output node; and a device, operatively connected between the second voltage terminal and the common output node, for conductively connecting the second voltage terminal to the node for a predetermined period in response to the changing of the address signals.
REFERENCES:
patent: 3651342 (1972-03-01), Dingwall
patent: 3911289 (1975-10-01), Takemoto
patent: 4024512 (1977-05-01), Amelio et al.
patent: 4099265 (1978-07-01), Abe
patent: 4247921 (1981-01-01), Itoh et al.
patent: 4398102 (1983-08-01), Stewart
patent: 4404474 (1983-09-01), Dingwall
patent: 4446386 (1984-05-01), Kurafuji
patent: 4467225 (1984-08-01), Tanaka
patent: 4471240 (1984-09-01), Novosel
Pashley et al., "A 16K.times.1b Static RAM"; Session 1X: Static RAMs; IEEE-ISSCC'79, 2/15/1979; Digest of Tech. Papers.
Anagnos Larry N.
Fujitsu Limited
LandOfFree
Decoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1790047