Decoder and driver for use in a semiconductor memory

Details Decoder and driver for use in a semiconductor memory Decoder and driver for use in a semiconductor memory

1993-11-10

1995-09-05

Nelms, David C.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36518909, 326105, G11C 800

Patent

active

054485274

ABSTRACT:
A decoder formed of multiple circuit blocks each including bipolar transistors Q1 and Q2 having their collectors connected to resistors R1 and R2, respectively, a bipolar transistor Q3 having its collector supplied with a power voltage, and a current source I1 connected commonly to the emitters of Q1-Q3. This circuit configuration permits the decoder and BiCMOS memories using it to operate with a low supply voltage.

REFERENCES:
patent: 4394657 (1983-07-01), Isogai
patent: 5023478 (1991-06-01), Boudon
patent: 5034630 (1991-07-01), Sugiyama
patent: 5252863 (1993-10-01), Hatsuda
The transactions C of the Institute of Electronics, Information and Communication Engineers, of Japan, vol. J70-C, No. 6, pp. 783-790.

Affiliated with

Also associated with

Rating

Decoder and driver for use in a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder and driver for use in a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder and driver for use in a semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-478506