Decoder

Details Decoder Decoder

1987-03-04

1988-05-17

Masinick, Michael A.

Pulse or digital communications

Repeaters

Testing

375 94, 360 42, H04L 2722

Patent

active

047456264

ABSTRACT:
A decoder is described for a self-clocking code, e.g. a bi-frequency Manchester code. Transitions are detected in the encoded data and are clocked into a shift register by a clock having a frequency equal to a multiple of the data bit rate. A logic network is connected to the shift register so as to detect combinations of transitions representing encoded data bits "0" and "1". The logic network includes OR gate funnels which detect the transitions in a range of possible positions in the shift register, so as to allow for jitter in the input data signal. The circuit allows encoded data to be correctly decoded in the presence of jitter without the necessity for using a phase-locked loop.

REFERENCES:
patent: 4525848 (1985-06-01), Simpson
patent: 4542420 (1985-09-01), Kozlik et al.
patent: 4608702 (1986-08-01), Hirzel et al.
patent: 4637037 (1987-01-01), Chao

Affiliated with

Also associated with

Rating

Decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1886588