Electrical computers and digital processing systems: processing – Instruction decoding
Reexamination Certificate
2011-01-04
2011-01-04
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction decoding
C712S034000
Reexamination Certificate
active
07865698
ABSTRACT:
A method for decoding, including: obtaining an op-code from a master device; setting a mode to mask a first portion of the bits of the op-code, where the first portion of the bits are for being treated as a wildcard value; and decoding a second portion of the op-code that is not masked to determine whether the op-code is for a slave device. The decoding of the second portion is performed by a controller having a decoder, and the controller bridges the master device for communication with the slave device. The decoding of the first portion of the bits is performed by the slave device. The first portion of the bits identifies an instruction from a group of instructions, and the group of instructions uses a single configuration register of registers of the controller.
REFERENCES:
patent: 5388233 (1995-02-01), Hays et al.
patent: 5446851 (1995-08-01), Yamaguchi
patent: 6081884 (2000-06-01), Miller
patent: 6247113 (2001-06-01), Jaggar
patent: 6986023 (2006-01-01), Paver et al.
patent: 7036112 (2006-04-01), Ungar et al.
patent: 7243212 (2007-07-01), Purcell et al.
patent: 7346759 (2008-03-01), Ansari et al.
patent: 2002/0133689 (2002-09-01), Park et al.
patent: 2004/0034851 (2004-02-01), Ungar et al.
Xilinx (PowerPC 405 Processor Block Reference Guide—version 2.1); Jul. 20, 2005; pp. 183-218.
Ansari et al. (Accelerated System Performance with APU-Enhanced Processing); Xcell Journal; First Quarter 2005; 4 pages.
Xilinx (PowerPC 405 Processor Block Reference Guide—version 2.2); Jun. 5, 2007; 250 pages.
U.S. Appl. No. 10/912,844, filed Aug. 6, 2004, Ansari, Ahmad R., et al., entitled “Coprocessor Interface Controller”, Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 12/043,097, filed Mar. 5, 2008, Ansari, Ahmad R., et al., entitled “A Processor Block Asic Core for Embedding in an Integrated Circuit”, Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
UG200 (v1.0), “Embedded Processor Block in Virtex-5 FPGAs”, Jan. 15, 2008, 323 pages, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
UG200 (v1.1), “Embedded Processor Block in Virtex-5 FPGAs”, Mar. 31, 2008, 327 pages, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Ansari Ahmad R.
Purcell Kathryn S.
Chan Eddie P
Cuenot Kevin T.
George Thomas
Vicary Keith
Webostad W. Eric
LandOfFree
Decode mode for an auxiliary processor unit controller in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decode mode for an auxiliary processor unit controller in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decode mode for an auxiliary processor unit controller in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2732507