Coded data generation or conversion – Digital code to digital code converters – Substituting specified bit combinations for other prescribed...
Patent
1992-07-24
1993-12-14
Pellinen, A. D.
Coded data generation or conversion
Digital code to digital code converters
Substituting specified bit combinations for other prescribed...
375106, H03M 700
Patent
active
052707130
ABSTRACT:
In a decode circuit comprising a decoding section for decoding an input signal in response to a controlled clock signal into an intermediate signal having a variable pattern, the decode circuit comprises a clock generator section for generating first through N-th clock signals having first through N-th phases different from one another, respectively, where N represents a positive integer which is not less than two. The first through the N-th clock signals are selectively used as the controlled signal. When the variable pattern of the intermediate signal is identical with a predetermined pattern, a coincidence detecting section supplies the detecting section with a selected one of the first through the N-th clock signals as the controlled clock signal. When the variable pattern of the intermediate signal is identical with the predetermined pattern in the coincidence detecting section, an output section allows the intermediate signal as an output signal to pass therethrough.
REFERENCES:
patent: 4984249 (1991-01-01), Long et al.
patent: 5093841 (1992-03-01), Vancraeynest
NEC Corporation
Pellinen A. D.
Young Brian K.
LandOfFree
Decode circuit capable of decreasing the amount of hardware requ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decode circuit capable of decreasing the amount of hardware requ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decode circuit capable of decreasing the amount of hardware requ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1709140