Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2005-05-04
2008-11-25
Fan, Chieh M. (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S229000, C375S230000, C375S231000, C375S232000
Reexamination Certificate
active
07457357
ABSTRACT:
A method for designing a decision feedback equalizer (DFE) that handles packet based input data signals uses an inter symbol interference (ISI) removal loop and an inter chip interference (ICI) removal loop which is nested inside the ISI loop, for maximum interference removal and limited error propagation. The DFE may use a feed forward filter and a series connected chip-flow control buffer for receiving the input data signals. The DFE of the invention has application in 802.11 b PHY and 802.11 g PHY scenarios and any application involving a DFE with the need for minimum error propagation. Taught herein is a combined weighted DFE with erasure provision and interference removal in an optional two step mechanism. An article comprising a computer storage medium to execute the DFE design method is also disclosed.
REFERENCES:
patent: 6678310 (2004-01-01), Andren et al.
patent: 6690715 (2004-02-01), Webster et al.
patent: 6754294 (2004-06-01), Adireddy et al.
patent: 7116734 (2006-10-01), Nergis
patent: 7263119 (2007-08-01), Hsu et al.
patent: 7289559 (2007-10-01), Chen et al.
patent: 7324590 (2008-01-01), Abrishamkar et al.
patent: 2001/0036223 (2001-11-01), Webster et al.
patent: 2003/0095593 (2003-05-01), Tripathi et al.
patent: 2003/0161421 (2003-08-01), Schmidt et al.
patent: 2004/0101068 (2004-05-01), Wang et al.
patent: 2004/0125884 (2004-07-01), Wei et al.
patent: 2004/0146129 (2004-07-01), Lin
patent: 2004/0240538 (2004-12-01), Abrishamkar et al.
patent: 2004/0264552 (2004-12-01), Smee et al.
patent: 2005/0018765 (2005-01-01), Endres et al.
patent: 2005/0063498 (2005-03-01), Chen et al.
patent: 2005/0094715 (2005-05-01), Hwang et al.
patent: 2005/0249269 (2005-11-01), Tomasin et al.
patent: 2005/0254571 (2005-11-01), Garg et al.
patent: 2005/0254572 (2005-11-01), Garg et al.
patent: 2007/0165707 (2007-07-01), Margetts et al.
Garg Rahul
Krishnashastry Aparna Chahrakodi
Ramaswamy Shobha
Fan Chieh M.
Global IP Services PLLC
Ittiam Systems (P) Ltd.
Nama Prakash
Perilla Jason M.
LandOfFree
Decision feedback equalizer design with interference removal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decision feedback equalizer design with interference removal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decision feedback equalizer design with interference removal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4050486