Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
1999-02-26
2001-05-22
Chin, Stephen (Department: 2734)
Pulse or digital communications
Receivers
Angle modulation
C375S332000, C375S333000, C375S340000, C375S376000
Reexamination Certificate
active
06236687
ABSTRACT:
APPENDIX
An appendix containing a code listing of the control simulation program prepared in the QuickBasic programming language for providing a comparison of the performance of a basic decision directed phase locked loop (DD-PLL) for phase tracking of an input modulated signal based on a symbol by symbol basis and an improved decision directed phase locked loop (DD-PLL) for phase tracking of an input modulated signal based on a codeword by codeword basis according to the principles of the present invention. The appendix contains subject matter that is copyrighted. A limited license is granted to anyone who requires a copy of the program disclosed therein for purposes of understanding or analyzing the present invention, but no license is granted to make a copy for any other purposes.
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a digital communication system and, more particularly, relates to an improved decision directed phase lock loop (DD-PLL) of a communication receiver for use with short block codes to reliably track phase of an input modulated signal for high performance at low signal-to-noise ratio.
2. Related Art
In communication systems, particularly digital communication systems comprising a communication transmitter for digital data transmission and a communication receiver for digital data reception via a channel, it is customary to impress intelligent information to be conveyed onto a carrier for transmission by one of many different modulation techniques, including binary phase shift keying modulation (BPSK) or quaternary phase shift keying modulation. When information is modulated onto a carrier by either a binary phase shift keying (BPSK) modulation or a quaternary phase shift keying (QPSK) modulation technique, and a BPSK or QPSK modulated signal is transmitted from the transmitter, the phase space of the receiver generally differs from that of the transmitter due to frequency difference between the local oscillators at the transmitter and receiver and the effect of varying delays and frequency shifts in the propagation path between the two sites.
To coherently demodulate the BPSK or QPSK modulated signal received from the transmitter, it is necessary for the receiver to form an estimate of the transmitter's phase so that the tumbling received signals may be transformed back into the fixed phase space of the transmitter. This process is known as “phase tracking.” Conventionally, there are a number of phase tracking loops employing the phase locked principles such as squaring loops, Costas tracking loops, and decision-directed feedback loops for performing phase tracking of either a BPSK or QPSK modulated signal. A commonly used method for performing this type of phase tracking is a digital decision directed phase locked loop (DD-PLL). The basic principle of decision directed phase locked loops (DD-PLLs) is well known as described in the classic “
Telecommunication Systems Engineering
” text by William C. Lindsey and Marvin K. Simon, originally published by Prentice-Hall in 1973, and the “
Digital Communications
” text by Kamilo Feher, originally published by Prentice-Hall in 1983 and republished by Noble Publishing Corp. in 1997. Generally, the input to a digital decision directed phase locked loop (DD-PLL) is typically a sequence of complex data sample pairs obtained by down converting the incoming BPSK or QPSK modulated signal to a baseband quadrature (orthogonal) pair, passing these through matched filters and sampling the results at the symbol rate. This sampled pair may be considered as a complex variable in rectangular form. The complex variable is converted to polar form to produce the equivalent variable pair. The apparent incoming phase is referenced to the currently estimated phase (i.e. the tracked phase) to form the phase difference. The phase difference between the incoming phase and the estimated phase is influenced by the true difference between the phase systems of the transmitter and the receiver, by phase and thermal noise present at the receiver, and also by the symbol's data content which changes the angle by a multiple of &pgr;/2 for QPSK or of &pgr; for BPSK. The polar form is then transformed back into the rectangular form, for subsequent processing, including soft decision decoding when error control is being utilized.
In contemporary phase tracking circuits, the effect of the data content on the phase difference between the incoming phase and the estimated phase is compensated by making a local decision on the data content of an individual symbol using a so-called “hard decision” on the rectangular coordinates. In the absence of noise in the baseband quadrature pair, the estimated phase decision, which is based on an individual symbol at the symbol rate, is usually correct so that the resultant phase error equals the true difference between the phase systems of the transmitter and the receiver. The value of the resultant phase error is then filtered to yield an updated estimate for use at the next symbol epoch, forming a classical servo loop. In practice, however, noise is always present so that the resultant phase error may be grossly distorted, especially when an incorrect decision is made in converting the phase difference between the incoming phase and the estimated phase to the resultant phase error. We have observed that, as long as the error rate is small, many existing symbol-by-symbol decision directed phase locked loops (DD-PLLs) perform well. However, at low signal-to-noise ratios, as we have discovered, the effect of incorrect decisions, together with the large amount of noise entering the loop, causes the tracking loop performance to degrade. The deviation of the tracked phase variable increases faster than the signal to noise ratio degrades. This consequence is particularly damaging for digital communication systems such as satellite communication systems that utilize large constellation signal sets to communicate at very low signal-to-noise ratios—as, for example, with error correcting codes.
Therefore, there remains a need for contemporary decision directed phase locked loops (DD-PLLs) to reduce deviation of phase tracking of either a binary phase shift keying (BPSK) or a quaternary phase shift keying (QPSK) modulated signal, and to minimize error rate for recovered data.
SUMMARY OF THE INVENTION
Accordingly, it is therefore an object of the present invention to provide a novel and improved decision directed phase locked loop (DD-PLL) for use in data communication systems.
It is also an object of the present invention to provide an improved decision directed phase locked loop (DD-PLL) for use in digital communication systems to enhance demodulation performance at low signal-to-noise (SN) ratio.
It is another object of the present invention to provide an improved decision directed phase locked loop (DD-PLL) for use in satellite communication systems to reduce deviation of phase tracking of an incoming modulated signal and lower error rate for recovered data.
It is further an object of the present invention to provide an improved decision directed phase locked loop (DD-PLL) for use with short block codes in satellite communication systems to track phase of a binary phase shift keying (BPSK) or a quaternary phase shift keying (QPSK) modulated signal using codeword level decisions rather than symbol by symbol decisions.
It is yet further an object of the present invention to provide an improved decision directed phase locked loop (DD-PLL) for use with short block biorthogonal codes (e.g., Reed-Muller codes) in satellite communication systems with minimal deviation of phase tracking and error rate for recovered data.
These and other objects of the present invention may be achieved by an improved decision directed phase locked loop (DD-PLL) for use with short block codes in a communication receiver of a digital communication system to track phase of an input modulated signal. The decision directed phase locked loop (DD-PLL) may comprise a first converter which converts a baseband
Carrozza Dominic P.
Caso Gregory S.
Wright David A.
Chin Stephen
Ha Dac V.
TRW Inc.
Yatsko Michael S.
LandOfFree
Decision directed phase locked loop (DD-PLL) for use with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Decision directed phase locked loop (DD-PLL) for use with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decision directed phase locked loop (DD-PLL) for use with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2473119