Decimation filter using a zero-fill circuit for providing a sele

Details Decimation filter using a zero-fill circuit for providing a sele Decimation filter using a zero-fill circuit for providing a sele

1994-06-24

1995-10-31

Mai, Tan V.

Boots, shoes, and leggings

G06F 1531

Patent

active

054635691

ABSTRACT:
A decimation filter for filtering an externally derived stream of quantized electrical signals includes a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate normalized coefficient signal at each respective one of a plurality of output ports. The coefficient generator employs a zero-fill circuit comprising first and second circuits which selectively ripple therethrough an scaling-control output signal from a demultiplexer unit in order to provide the normalized coefficient signals. An accumulator is coupled to the coefficient generator to receive each normalized coefficient signal generated therein. The accumulator receives the stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals. An overflow detector is coupled to the accumulator to detect and correct any overflow condition arising in the accumulator.

REFERENCES:
patent: 4547726 (1985-10-01), Premerlani
patent: 4715000 (1987-12-01), Premerlani
patent: 4723216 (1988-02-01), Premerlani
patent: 4896156 (1990-01-01), Garverick
patent: 4937577 (1990-06-01), Rich et al.
patent: 4951052 (1990-08-01), Jacob et al.
patent: 4953117 (1990-08-01), Lagadec
patent: 5126961 (1992-06-01), Garverick
patent: 5126961 (1992-06-01), Garverick
patent: 5134578 (1992-07-01), Garverick et al.
patent: 5142489 (1992-08-01), Yamaki
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5181033 (1993-01-01), Yassa et al.
patent: 5301121 (1994-04-01), Garverick et al.
patent: 5301134 (1994-04-01), Maruyama
"A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters", James C. Candy, IEEE Transactions on Communications, vol. COM-22, No. 3, pp. 298-305, Mar., 1974.
"A Programmable Mixed Signal ASIC for Power Management", D. McGrath, P. Jacob, H. Sailer, IEEE 1992 Custom Integrated Circuits Converence, pp. 19.4.1-19.4.3.
"Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator", James C. Candy, Y. C. Ching, D. S. Alexander, IEEE Transactions on Communications, pp. 1268-1275, Nov., 1976.
"A Programmable Mixed-Signal ASIC for Power Metering", S. L. Garverick, D. T. McGrath, R. D. Baertsch, K. Fujino, 1991 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 36-37.
"A Programmable Mixed-Signal ASIC for Power Metering", S. L. Garverick, K. Fujino, D. T. McGrath, R. D. Baertsch, IEEE Journal of Solid-State Circuits, vol. 26, No., 12, pp. 2008-2016, Dec. 1991.

Affiliated with

Also associated with

Rating

Decimation filter using a zero-fill circuit for providing a sele does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decimation filter using a zero-fill circuit for providing a sele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decimation filter using a zero-fill circuit for providing a sele will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1778614