Decimation filter for a bandpass delta-sigma ADC

Details Decimation filter for a bandpass delta-sigma ADC Decimation filter for a bandpass delta-sigma ADC

2001-07-05

2002-08-06

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

C341S155000, C375S350000

Reexamination Certificate

active

06429797

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to radio frequency signal communication systems. Specifically, a filter structure is disclosed for use in direct analog to digital conversion of a radio frequency signal which also decimates the recovered digital signal.
In wireless communication such as cellular telephones base station transceivers, it is possible to directly convert a received radio frequency signal from an analog signal to a multi-bit digital signal. In carrying out the conversion process, a delta-sigma analog to digital converter oversamples the incoming radio frequency signal to provide a high-speed oversampled digital bit stream. The high-speed (oversampled) bit stream is further filtered in a narrow band digital low pass, or a band pass, decimation filter which decimates the high-speed oversampled digital signal to generate a multi-bit low noise, nyquist rate digital signal.
Using the sigma-delta analog to digital converter, it is possible to shape the noise so that the noise is minimized about the carrier frequency of the radio frequency signal F
c
which is being converted to a digital signal. The sigma-delta analog to digital conversion process provides oversampling at an oversampling rate F
s
, which is N times higher than the carrier frequency signal F
c
being received. The sampling frequency is also set to be higher than two times the bandwidth (BW) of the signal which is being converted to a digital signal. Accordingly, F
s
=N×F
c
and OSR (Oversampling Rate)=F
s
/2×Bw.
The foregoing process of creating a high speed oversampled bit stream, and filtering and decimating the high bit filter stream to provide a nyquist rate digital signal requires significantly complex hardware.
As an approach to reducing the hardware requirements, Schreier and Snellgrove have proposed, in the paper, “Decimation for Bandpass Sigma-Delta Analog to Digital Conversion”,
IEEE International Symposium on Circuits and Systems
, 1990, pgs. 1801-1804, a system which can provide decimation for a bandpass sigma-delta analog to digital conversion process which minimizes the hardware requirements. A sigma-delta modulator is provided, having either a low pass or a bandpass response by selecting an appropriate error transfer function. A complex modulation and complex filtering system is disclosed to filter and decimate the high speed data sequence produced by the sigma-delta modulator.
While the foregoing system reduces the hardware complexity necessary to carry out these later stages of processing, it still requires modulating the high speed digital signal by four sine and cosine sequences to produce a baseband signal, and then individually filtering and decimating the resulting modulated signals. Accordingly, it is an object of this invention to further reduce the circuit complexity for filtering and decimating a high speed bit stream produced by a delta-sigma modulator.
SUMMARY OF THE INVENTION
In accordance with the invention, a decimation filter is provided for delta-sigma analog to digital converters. The decimation filter design includes a baseband conversion signal which is related to the modulator sampling frequency F
s
. In order to reduce the circuit complexities for filtering and decimating the high speed digital signal, the system uses a sampling signal F
s
which is substantially 6F
c
where F
c
is the carrier frequency of interest.
In selecting F
s
=6F
c
, baseband conversion is provided by a complex modulator which is designed to multiply the high speed digital sequence by SIN(&ohgr;
0
nT) and COS (&ohgr;
0
nT) n=0, 1, 2, . . . ; T=1/F
s
. By selecting the modulation frequency of &ohgr;
0
=&pgr;/3, a sequence of modulating signals is provided for recovering a real and imaginary baseband signal comprising a very simple structure, wherein only two signal paths are needed for processing the real and imaginary components. Each of the real and imaginary components are further filtered to derive the decimated nyquist frequency signal.


REFERENCES:
patent: 4857928 (1989-08-01), Gailus et al.
patent: 5150120 (1992-09-01), Yunus
patent: 5181032 (1993-01-01), Ribner
patent: 5196852 (1993-03-01), Galton
patent: 5283578 (1994-02-01), Ribner et al.
patent: 5341136 (1994-08-01), Przybysz et al.
patent: 5363101 (1994-11-01), Ueki
patent: 5375146 (1994-12-01), Chalmers
patent: 5442353 (1995-08-01), Jackson
patent: 5454007 (1995-09-01), Dutta
patent: 5534827 (1996-07-01), Yamaji
patent: 5557642 (1996-09-01), Williams
patent: 5585801 (1996-12-01), Thurston
patent: 5652585 (1997-07-01), Leung et al.
patent: 5696708 (1997-12-01), Leung
patent: 5714916 (1998-02-01), Yamaji
patent: 5719573 (1998-02-01), Leung et al.
patent: 5729230 (1998-03-01), Jensen et al.
patent: 5732337 (1998-03-01), Wargnier et al.
patent: 5757867 (1998-05-01), Caulfield et al.
patent: 5767750 (1998-06-01), Yamaji
patent: 5768315 (1998-06-01), Mittel et al.
patent: 5777909 (1998-07-01), Leung et al.
patent: 5777912 (1998-07-01), Leung et al.
patent: 5786778 (1998-07-01), Adams et al.
patent: 5787125 (1998-07-01), Mittel
patent: 5835044 (1998-11-01), Nishino
patent: 5838272 (1998-11-01), Steiner et al.
patent: 5870048 (1999-02-01), Kuo et al.
patent: 5917440 (1999-06-01), Khoury
patent: 5952947 (1999-09-01), Nussbaum et al.
patent: 5982315 (1999-11-01), Bazarjani et al.
patent: 6225928 (2001-05-01), Green
patent: 6243430 (2001-06-01), Mathe
Wu, Miaochen, “Digital Cosine And Sine Multiplication Circuits”, Pending Patent Application, Ser. No. 09/484,358, filed Jan. 18, 2000.
Schreier, R., and Snelgrove, W.M., “Decimation for Bandpass Sigma-Delta Analog-to-Digital Conversion,” IEEE, 1990, pp. 1801-1804.
Jantzi, S.A., et al., “A Fourth-Order Bandpass Sigma-Delta Modulator,”IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993, pp. 282-291.
Longo, L., and Horng, B-R., “A 15b 30kHz Bandpass Sigma-Delta Modulator,”ISCC93/Session 14/Oversampled Converters/Paper FA 14.1, 1993 IEE International Solid State Circuits Conference, pp. 226-227.
Dressler, H-J., “Interpolative Bandpass A/D Conversion—Experimental Results,”Electronics Letters, Sep. 27, 1990, vol. 26, No. 20, pp. 1652-1653.
Singor, F.W., and Snelgrove, W.M., “Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz, ”IEEE Journal of Solid-State Circuits, vol. 30, No. 3, Mar. 1995, pp. 184-192.
Gao, W., and Snelgrove, W.M., “A 950MHz Second-Order Integrated LC Bandpass Delta-Sigma Modulator,”IEEE Journal of Solid-State Circuits, vol. 33, No. 5, May 1998, pp. 723-732.
King, E., et al., “Parallel Delta-Sigma A/D Conversion,”Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, May 1-4, 1994, pp. 503-506.
Eshraghi, A., and Fiez, T., “A Comparison of Three Parallel /spl Delta//spl Sigma/ A/D Converters,”Connecting the World, 1996 IEEE International Symposium on Circuits and Systems, vol. 1, 1996, pp. 517-520.
Comino, V., and Lu, A.C., “A Bandpass Sigma-Delta Modulator IC with Digital Branch-Mismatch Correction,”Proceedings of the IEEE 1999 Custom Integrated Circuits, May 16-19, 1999, pp. 129-132.
Galton, I., and Jensen, H.T., “Oversampling Parallel Delta-Sigma Modulator A/D Conversion,”IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, No. 12, Dec. 1996, pp. 801-810.
Farag, E.N., et al., “A Novel Parallel Architecture for a Switched-Capacitor Bandpass Sigma-Delta Modulator,”Proceedings of the 40thMidwest Symposium on Circuits and Systems, vol. 1, Aug. 3-6, 1997, pp. 9-12.
Samori, C., Baschirotto, A., and Liberali, V., “Two-path structure for high performance sigma-delta modulators,”Electronics Letters, Sep. 14, 1995, vol. 31, Issue 19, pp. 1624-1625.

Affiliated with

Also associated with

Rating

Decimation filter for a bandpass delta-sigma ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decimation filter for a bandpass delta-sigma ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decimation filter for a bandpass delta-sigma ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2961275