Decimating down converter and related methods

Details Decimating down converter and related methods Decimating down converter and related methods

2007-07-10

2007-07-10

Mai, Lam T. (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Data rate conversion

C341S059000

Reexamination Certificate

active

11402086

ABSTRACT:
A system of downconverting an intermediate frequency (IF) phase or frequency modulated signal to a digital baseband includes an N bit shift register circuit that receives a binary input as a 1-bit input sample data stream of an IF signal. A decimation circuit includes a memory and receives data from the N bit shift register circuit and stores N 1-bit binary samples as address bits and performs decimation, downconversion and filtering by accessing memory values at a predetermined rate.

REFERENCES:
patent: 4376933 (1983-03-01), Saran et al.
patent: 5023617 (1991-06-01), Deering
patent: 5023821 (1991-06-01), Argintaru et al.
patent: 5369606 (1994-11-01), Hessel
patent: 5375146 (1994-12-01), Chalmers
patent: 5923273 (1999-07-01), Pastorello
patent: 2004/0208264 (2004-10-01), Norris et al.

Affiliated with

Also associated with

Rating

Decimating down converter and related methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decimating down converter and related methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decimating down converter and related methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3813937