Decimal floating-point adder

Details Decimal floating-point adder Decimal floating-point adder

2004-09-15

2009-06-09

Mai, Tan V (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S680000

Reexamination Certificate

active

07546328

ABSTRACT:
A decimal floating-point adder is described that performs addition and subtraction on decimal floating-point operands. The decimal floating-point adder includes an alignment unit that receives a first floating-point number and a second floating-point number, and aligns significands associated with the floating-point numbers such that exponents associated with the floating-point numbers have equal values. The decimal-floating-point adder further includes a binary adder that adds the aligned significands. The floating-point adder includes a correction unit and an output conversion unit to produce a final resultant decimal floating-point number. The decimal floating-point adder may be pipelined so that complete resultant decimal floating-point numbers may be output each clock cycle.

REFERENCES:
patent: 3991307 (1976-11-01), Peddle et al.
patent: 4118786 (1978-10-01), Levine et al.
patent: 4138731 (1979-02-01), Kamimoto et al.
patent: 4172288 (1979-10-01), Anderson
patent: 4276596 (1981-06-01), Flynn et al.
patent: 4488252 (1984-12-01), Vassar
patent: 4677583 (1987-06-01), Ohtsuki et al.
patent: 4805131 (1989-02-01), Adiletta et al.
patent: 4864527 (1989-09-01), Peng et al.
patent: 4866656 (1989-09-01), Hwang
patent: 5007010 (1991-04-01), Flora
patent: 5027308 (1991-06-01), Sit et al.
patent: 5424968 (1995-06-01), Okamoto
patent: 5732007 (1998-03-01), Grushin et al.
patent: 5745399 (1998-04-01), Eaton et al.
patent: 5808926 (1998-09-01), Gorshtein et al.
patent: 5928319 (1999-07-01), Haller et al.
patent: 5931896 (1999-08-01), Kawaguchi
patent: 6148316 (2000-11-01), Herbert et al.
patent: 6292819 (2001-09-01), Bultmann et al.
patent: 6546411 (2003-04-01), Singh
patent: 7299254 (2007-11-01), Alagarsamy et al.
patent: 2001/0051969 (2001-12-01), Oberman et al.
patent: 2002/0129075 (2002-09-01), Park et al.
patent: 2002/0133525 (2002-09-01), Chen et al.
patent: 2003/0055859 (2003-03-01), Seidel et al.
patent: 2003/0101207 (2003-05-01), Dhong et al.
Cowlishaw, “Decimal Floating-Point : Algorism for Computers”, Proceedings of the 16th IEEE Symposium on Compute Arithmetic (ARITH'03) 2003 IEEE.
Logan, “What Is Scientific Notation And How Is It Used?” (c) 1995, Revised Jul. 11, 2001, http://members.aol.com/profchm/sci—not.html.
Cowlishaw et al , “A Decimal Floating-Point Specification”, pp. 147-154, 2003 IEEE.
Thompson et al, “A 64-bit Decimal Floating-Point Adder”, 2004 IEEE.
Martin S. Schmookler et al., “High Speed Decimal Addition,”IEEE Transactions on Computers, vol. C-20, No. 8, pp. 862-866, Aug. 1971.
Mark A. Erle et al., “Decimal Multiplication Via Carry-Save Addition,”IEEE 14thInternational Conference on Application-Specific Systems, Architectures and Processors, 11 pages, 2003.
Behrooz Shirazi et al., “RBCD: Redundant Binary Coded Decimal Adder,”IEEE Proceedings, vol. 136, Part E, No. 2, pp. 156-160, Mar. 1989.
Behrooz Shirazi et al., “VLSI Designs for Redundant Binary-Coded Decimal Addition,”Proceedings of the 7th Annual International Conference on Computers and Communications, pp. 52-56, Mar. 1988.
Robert D. Kenney et al., “Multioperand Decimal Addition,”Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 10 pages. Feb. 2004.
Draft Standard for Floating-Point Arithmetic P754/D0.10.9, http://754r.ucbtest.org/drafts/754r.pdf, IEEE, 136 pages, Apr. 6, 2005.
U.S. Appl. No. 11/014,674, filed Dec. 16, 2004, entitled “Processing Unit Having Multioperand Decimal Addition,”.
Office Action dated May 1, 2008, for U.S. Appl. No. 11/014,674, (14 pages).
Office Action dated Oct. 31, 2008, for U.S. Appl. No. 11/014,674, (15 pages).

Affiliated with

Also associated with

Rating

Decimal floating-point adder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decimal floating-point adder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decimal floating-point adder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4073833