Patent
1994-04-05
1997-03-04
Nguyen, Hoa T.
39518301, 39518319, G06F 1130
Patent
active
056088671
ABSTRACT:
A debugging system is adapted to perform debugging by employing a virtual address in a computer system which includes a microprocessor incorporating a virtual storage function and a function for outputting a normal bus cycle corresponding to a real address in a normal operation and a function for outputting a debugging bus cycle corresponding to a virtual address. The microprocessor outputs a signal indicative of a kind of access and a signal indicative of an outputting state of a virtual address during outputting of the virtual address in the debugging bus cycle. A memory device is connected to the microprocessor through an address bus and a data bus. The debugging system includes a bus monitoring means for monitoring output of the processor, the output from bus cycles and transfer data. The bus monitoring means includes a debugging means for performing the debugging process associated with the virtual address.
REFERENCES:
patent: 4047243 (1977-09-01), Dijkstra
patent: 4264954 (1981-04-01), Douglas et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4602329 (1986-07-01), Ohtake
patent: 4762447 (1988-03-01), Duvall et al.
patent: 4965720 (1990-10-01), Mitchell et al.
patent: 5361340 (1994-11-01), Kelly et al.
NEC Corporation
Nguyen Hoa T.
LandOfFree
Debugging system using virtual storage means, a normal bus cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debugging system using virtual storage means, a normal bus cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debugging system using virtual storage means, a normal bus cycle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2154212