Debugging a program intended to execute on a reconfigurable...

Data processing: software development – installation – and managem – Software program development tool – Testing or debugging

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C714S025000, C714S027000, C714S031000

Reexamination Certificate

active

07024660

ABSTRACT:
A system and method for debugging a program which is intended to execute on a reconfigurable device. A computer system stores a program that specifies a function, and which is convertible into a hardware configuration program (HCP) and deployable onto a programmable hardware element comprised on the device. The HCP is generated based on the program, specifies a configuration for the programmable hardware element that implements the function, and further specifies usage of one or more fixed hardware resources by the programmable hardware element in performing the function. A test configuration is deployable on the programmable hardware element by a deployment program, where, after deployment, the programmable hardware element provides for communication between the fixed hardware resources and the program. The program is executable by a processor in the computer system, where during execution the program communicates with the one or more fixed hardware resources through the programmable hardware element.

REFERENCES:
patent: 4901221 (1990-02-01), Kodosky et al.
patent: 5309556 (1994-05-01), Sismilich
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5497498 (1996-03-01), Taylor
patent: 5535342 (1996-07-01), Taylor
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5583749 (1996-12-01), Tredennick et al.
patent: 5603043 (1997-02-01), Taylor et al.
patent: 5638299 (1997-06-01), Miller
patent: 5652875 (1997-07-01), Taylor
patent: 5684980 (1997-11-01), Casselman
patent: 5732277 (1998-03-01), Kodosky et al.
patent: 5737235 (1998-04-01), Kean et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6064409 (2000-05-01), Thomsen et al.
patent: 6112020 (2000-08-01), Wright
patent: 6118938 (2000-09-01), Lawman et al.
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6532573 (2003-03-01), Kurosaka
patent: 6539438 (2003-03-01), Ledzius et al.
patent: 6571373 (2003-05-01), Devins et al.
patent: 6802026 (2004-10-01), Patterson et al.
patent: 42 05 524 (1992-08-01), None
patent: 692 32 869 (2003-09-01), None
patent: WO 94 10627 (1994-05-01), None
patent: WO 94 15311 (1994-07-01), None
Levi, Delon; Guccione, Steven A; “GeneticFPGA: Evolving Stable Circuits on Mainstream FPGA Devices”, Jul. 1999, IEEE, retrieved Dec. 7, 2004.
Patterson, Cameron; “High Performance DES Encryption in Virtex FPGAs using JBits”, p. 113-121, 2000 IEEE, retrieved Dec. 7, 2004.
Scalera, Johathan; jones, Mark; “A Run-Time Reconfigurable Plug-In for the Winamp MP3 Player”, p. 319-320, 2000 IEEE, retrieved Dec. 7, 2004.
Xie, H.A.; Forward, K.E.; Adams, K.M.; Leask, D; “An SBus Monitor Board”, p. 1-8, 1995, ACM, retrieved Dec. 7, 2004.
XP000554820 Edwards, et al., “Software acceleration using programmable hardware devices,” IEEE Proceedings: Computers and Digital Techniques, vol. 143, No. 1, Jan. 1996, pp. 55-63.
XP000380758 Lesser, et al, “High Level Synthesis and Generating FPGAs with the BEDROC System,” Journal of VLSI Signal Processing, vol. 6, No. 2, Aug. 1993, pp. 191-214.
Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, Jun. 9, 1995.
Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, vol. 28, Issue 2, pp. 35-43, Feb. 1995.
Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, vol. 4, Issue 3, pp. 381-390, Sep. 1996.
De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, Feb. 22, 1996 [retrieved Oct. 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca.
Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, Apr. 1996.
Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 5, pp. 4105-4108, Apr. 1997.
Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, vol. 1, pp. 539-542, Sep. 1995.
Collamati et al. “Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment”, Mediterranean Electrotechnical Conference, vol. 1, p. 495-498, May 1996.
Spoelder et al., “Virtual Instrumentation: A Survey of Standards and Their Interrelation”, Proc. IEEE Instr. and Measurement Tech. Conf., vol. 1, pp. 676-681, May 1997.
Srinivasan et al., “LabVIEW program Design for On-Line Data Acquisition and Predictive Maintenance”, Proc. Of the 30th Southeastern Symp. On System Theory, pp. 520-524, Mar. 1998.
Wahidanabanu et al., “Virtual Instrumentation with Graphical Programming for Enhanced Detection and Monitoring of Partial Discharges”, Proc. Electrical Insulation Conf. 1997, pp. 291-296, Sep. 1997.
Choosing Block-Diagram Tools for DSP Design, http://www.bdti.com/articles/info—dspmt95blockdiagram.htm, May 9, 2003, pp. 1-7.
Real-Time Workshop for Use with Simulink, User's Guide, May 1994, 229 pages.
Guide to Rapid Prototyping with Simulink, Real-Time Workshop and dSPACE, 1995, 16 pages.
Real-Time Interface to Simulink, RTI 30, User's Guide, 1995, 125 pages.
Kevin J Gorman and Kourosh J. Rahnamai, “Real-Time Data Acquisition and Controls Using MatLAB”, 1995, 4 pages.
SPW—MatLAB Co-Simulation Interface Product Data Sheet, 1996, 2 pages.
Signal Processing WorkSystem, MatLAB Interface User's Guide, Oct. 1995, 72 pages.
Alta Group of Cadence Design Systems, Inc., 1995, 34 pages.
Code Generation System Product Data Sheet, 1994, 8 pages.
SPW/CGS Porting Kits Product Data Sheet, Nov. 1994, 2 pages.
MultiProx for SPW Product Data Sheet, Aug. 1994, 4 pages.
DSP ProCoder for SPW Product Data Sheet, Nov. 1994, 4 pages.
Xanalog Corporation Sales Manual, Jan. 1987, 8 pages.
Available XA-1000 Literature and Its Use, 1986, 2 pages.
Xanalog, XA-1000 Programming ICONS, 1986.
Xanalog's CAE System: The Fastest AT Alive, Mass High Tech, vol. 4, No. 22, Aug. 1988, 1 page.
Xanalog The Computer Aided Engineering Workstation Comes to Simulation, Simulation vol. 47, No. 1, Jul. 1986, 3 pages.
Xanalog RT Real Time Analog and Digital I/O, Oct. 1990, 4 pages.
Xanalog/SC+, Sep. 1990, 4 pages.
Xanalog Specializing in Workstations for Continuous Dynamic Simulation, 1987, 24 pages.
Xanalog Real-Time User Guide, 1994, 28 pages.
Lee et al., “Gabriel: A Design Environment for Programmable DSPs”, Nov. 7, 1988, 13 pages.
Lee et al., “A Design Tool for Hardware and Software for Multiprocessor DSP Systems”, May 1989, 4 pages.
Gabriel 0.7 Overview, 1990, 5 pages.
Joseph T. Buck and Edward A. Lee, “Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model”, http://www.synopsys.com/, 1995, 4 pages.
Edward A. Lee, “Design Methodology for DSP”, 1992, 4 pages.
Pino et al., Interface Synthesis in Heterogeneous System-Level DSP Design Tools, May 1996, 4 pages.
Jose Luis Pino, Master's Report, “Software Synthesis for Single-Processor DSP Systems Using Ptolemy”, May 1993, 48 pages.
Asawaree Kalavade and Edward A. Lee, “A Hardware-Software Codesign Methodology for DSP Applications”, 1993, 12 pages.
Pino et al., “Automatic Code Generation for Heterogeneous Multiprocessors”, 1994, 4 pages.
Tool Chest continues to Grow, Electronic Engineering Times, Dec. 15, 1995, 2 pages.
Pino et al., Map

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Debugging a program intended to execute on a reconfigurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Debugging a program intended to execute on a reconfigurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debugging a program intended to execute on a reconfigurable... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3620241

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.