Boots – shoes – and leggings
Patent
1994-09-14
1997-01-21
Pan, Daniel H.
Boots, shoes, and leggings
364DIG1, 364DIG2, 395309, 3951831, 39518314, G06F 922, G06F 930
Patent
active
055967647
ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data.
REFERENCES:
patent: 4541048 (1985-09-01), Propster et al.
patent: 4675646 (1987-06-01), Lauer
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4866665 (1989-09-01), Haswell-Smith
patent: 4888691 (1989-12-01), George et al.
patent: 4942524 (1990-07-01), Nunomara
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5045993 (1991-09-01), Murakami et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5291614 (1994-03-01), Baker et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
Intrater Gideon
Katzri Lior
Levitan Raya
Tzadik Yehezkel
Viner Omri
National Semiconductor Corporation
Pan Daniel H.
LandOfFree
Debug mechanism for parallel-operating DSP module and CPU core does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debug mechanism for parallel-operating DSP module and CPU core, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debug mechanism for parallel-operating DSP module and CPU core will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2332553