Excavating
Patent
1995-07-17
1996-08-13
Canney, Vincent P.
Excavating
371 226, 324754, G01R 3128
Patent
active
055464050
ABSTRACT:
Two embodiments of an integrated circuit debug apparatus are described. In one embodiment, a test head is provided which houses channel cards configured with switches. The switches selectively connect channels of the channel card to a device signal panel attached to the test head. Connection pins on the device signal panel may be coupled to various debug devices to allow debug of the device under test. The conductors which connect the device signal panel to the switch may be short compared to conductors which connect the test head to the integrated circuit tester. Therefore, debugging may be performed with the tests executing at higher clock rates than clock rates generated by debug equipment within the integrated circuit tester. A second embodiment is described in which ribbon cable connectors are added to the probe card used in the prober. Ribbon cables are coupled between the ribbon cable connectors and a device signal panel. Both embodiments allow debugging to be performed while the integrated circuit is within the tester, allowing rapid problem determination and resolution.
REFERENCES:
patent: 4517512 (1985-05-01), Petrich et al.
patent: 4604744 (1986-08-01), Littlebury et al.
patent: 5489852 (1996-02-01), Gomez
Advanced Micro Devices , Inc.
Canney Vincent P.
Daffer Kevin L.
LandOfFree
Debug apparatus for an automated semiconductor testing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debug apparatus for an automated semiconductor testing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debug apparatus for an automated semiconductor testing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1054972