Debounce circuit providing synchronously clocked digital signals

Details Debounce circuit providing synchronously clocked digital signals Debounce circuit providing synchronously clocked digital signals

1983-10-07

1985-10-22

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

328164, 340365E, 307268, 307471, 307480, 307464, H03K 1756, H03K 501

Patent

active

045490945

ABSTRACT:
An improved debouncer circuit is disclosed for providing debounced, synchronously clocked digital signals from a single-throw switch, as for instance, of the momentary contact type. A signal, variable between two logic levels, is provided by the switch for input to the debouncer circuitry. That input signal is applied as one input to an EXCLUSIVE OR gate, the other input to that gate being fed back from the Q output terminal of an output data latch having complementary Q and Q* output terminals. A signal representing the Q* output terminal of the data latch is connected to the D input of that latch such that a synchronous latch clocking signal appearing at the clock input of the output data latch serves to toggle the states of the Q and Q* output terminals. The signal appearing at either one of the output terminals Q, Q* of the output data latch may be used as the debounced signal provided to other circuitry, depending upon signal polarity needs. The clocking signal which toggles the output data latch is the output of a NAND gate. The inputs to the NAND gate include one phase of a two-phase synchronous clock signal, the output of the EXCLUSIVE OR gate, and the signal from the Q output of a second data latch. The second data latch is clocked by the other phase of the two-phase synchronous clock. The D input of the second data latch is connected to the output of an AND gate, with the inputs to the AND gate being provided by the O* output of the second data latch and by the output of the EXCLUSIVE OR gate.

REFERENCES:
patent: 4005316 (1977-01-01), Tomlinson
patent: 4028560 (1977-06-01), Bainter
patent: 4031410 (1977-06-01), Kikuchi

Affiliated with

Also associated with

Rating

Debounce circuit providing synchronously clocked digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Debounce circuit providing synchronously clocked digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debounce circuit providing synchronously clocked digital signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-123764