Deadlock avoidance mechanism for virtual bus distributed hardwar

Details Deadlock avoidance mechanism for virtual bus distributed hardwar Deadlock avoidance mechanism for virtual bus distributed hardwar

1996-03-22

1999-05-25

Teska, Kevin J.

G06F 1520

Patent

active

059076950

ABSTRACT:
To simulate a bus of a circuit, a number of virtual bus stubs ("VBSs") each post simulated bus signals as a single step and execution of the simulation system which includes such a VBS continues. As a subsequent, separate step, the VBS substantially immediately thereafter reaps a resolved simulated bus state. Synchronization in such a system is achieved by grouping into zones all VBSs which collectively represent the simulated state of a single bus. Each VBS has one of four states, namely, reap running, reap stopped, post running, post stopped. When a VBS posts, it is determined whether any other VBS of the same zone has yet to reap a previously resolved simulated bus state. If such a VBS exists, the posting VBS moves from reap running state to a post stopped state and execution of the simulation system containing the posting VBS is suspended until the last VBS of a zone reaps the previously resolved simulated bus state. Otherwise, if all VBSs of the same zone have reaped the previously resolved simulated bus state, the posting VBS moves from a reap running state to a post running state and execution of the simulation system containing the posting VBS continues. When a VBS reaps, it is determined whether any other VBS of the same zone has yet to post simulated bus signals for the current resolution of the simulated bus state. If such a VBS exists, the reaping VBS moves from post running state to a reap stopped state and execution of the simulation system containing the reaping VBS is suspended until the last VBS of a zone posts simulated bus signals for the current resolution of the simulated bus state. Otherwise, if all VBSs of the same zone have reaped simulated bus signals for the current resolution of the simulated bus state, the reaping VBS moves from a post running state to a reap running state and execution of the simulation system containing the reaping VBS continues.

REFERENCES:
patent: 4821173 (1989-04-01), Young et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 5185865 (1993-02-01), Pugh
patent: 5327361 (1994-07-01), Long et al.
patent: 5455928 (1995-10-01), Herlitz
Ososanya et al., VLSI Design of a Bus Arbitration Module for the 68000 Series of Microprocessors, IEEE, pp. 398-402, Apr. 10, 1994.
Coelho, A VHDL Standard Package for Logic Modeling, IEEE, pp. 25-32, Jun. 1990.
Taub, Corrected Settling Time of the Distributed Parallel Arbiter, IEEE, pp. 348-354, Jul. 1992.

Affiliated with

Also associated with

Rating

Deadlock avoidance mechanism for virtual bus distributed hardwar does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deadlock avoidance mechanism for virtual bus distributed hardwar, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deadlock avoidance mechanism for virtual bus distributed hardwar will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-407697