DC offset correction for high gain complex filter

Details DC offset correction for high gain complex filter DC offset correction for high gain complex filter

2006-01-05

2010-11-16

Bayard, Emmanuel (Department: 2611)

Pulse or digital communications

Receivers

Automatic baseline or threshold adjustment

C375S346000

Reexamination Certificate

active

07835467

ABSTRACT:
A DC voltage offset correction circuit that provides for correction of a DC offset voltage of an output of a filter stage of a complex filter circuit includes a DC offset sensing device that is connected to an output of a filter stage of a complex filter to generate an offset presence signal indicating presence of the DC offset voltage at the output of the filter stage. The digital-to-analog converter applies a compensation signal to the output conditional on the offset presence signal. A programming register receives the offset presence signal to perform a binary search to generate a digital signal to force the digital-to-analog converter to apply the compensation voltage to the output of the filter stage. A filter controller sets the compensation voltage level in the programming register to match a programmed gain value of the filter stage.

REFERENCES:
patent: 5760629 (1998-06-01), Urabe et al.
patent: 5898912 (1999-04-01), Heck et al.
patent: 6114980 (2000-09-01), Tilley et al.
patent: 6327313 (2001-12-01), Traylor et al.
patent: 6332205 (2001-12-01), Conway
patent: 6356217 (2002-03-01), Tilley et al.
patent: 6642767 (2003-11-01), Wang
patent: 6690225 (2004-02-01), Kondo et al.
patent: 6704551 (2004-03-01), Riou et al.
patent: 6756924 (2004-06-01), Lee et al.
patent: 6775530 (2004-08-01), Severson et al.
patent: 6806756 (2004-10-01), Manlove et al.
patent: 6909882 (2005-06-01), Hayashi et al.
patent: 6937083 (2005-08-01), Manlove et al.
patent: 7076225 (2006-07-01), Li et al.
patent: 7409189 (2008-08-01), Song
patent: 2003/0174079 (2003-09-01), Soltanian et al.
patent: 2003/0231054 (2003-12-01), Magoon et al.
patent: 2004/0155703 (2004-08-01), Ravatin et al.
patent: 2004/0247046 (2004-12-01), Hsiao
patent: 2004/0252037 (2004-12-01), Itoh
patent: 2005/0107056 (2005-05-01), Okasaka et al.
patent: 2005/0136874 (2005-06-01), Yeo et al.
patent: 2005/0143032 (2005-06-01), Matsushita et al.
patent: 2007/0230524 (2007-10-01), Li et al.
“Design of Analog Integrated Circuits and Systems” by K. R. Laker et al., McGraw Hill, New York, NY, Jan. 1994, pp. 448-450.
“A 1.4V, 13.5mW, 10/100 MHz 6thOrder Elliptic Filer/VGA with DC-Offset Correction in 90nm CMOS,” by Elmala et al., Digest of Papers 2005 IEEE.
Radio Frequency Integrated Circuits (RFIC) Symposium, Jun. 2005, pp. 189-192.
“A Highly Linear Filter and VGA Chain with Novel DC-Offset Correction in 90nm Digital CMOS Process,” Elmala, et al., Digest of Technical.
Papers—2005 Symp on VLSI Circuits, Jun. 2005, pp. 302-303. A Novel Offset Compensation Biquad Switched-Capacitor Filter.
Design, Qiang et al., Proc—5thInt'l Conf. on ASIC, Oct. 2003, vol. 1, pp. 643-646.
International Search Authority-PCT/US07/00264, International Search Authority-ISA/US-Feb. 13, 2008.
Supplementary European Search Report-EP07709582, Search Authority-The Hague-Jan. 27, 2009.
Written Opinion-PCT/US07/00264, International Search Authority-ISA/US-Feb. 13, 2008.

Affiliated with

Also associated with

Rating

DC offset correction for high gain complex filter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DC offset correction for high gain complex filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DC offset correction for high gain complex filter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4153425