DC offset cancel circuit

Details DC offset cancel circuit DC offset cancel circuit

2008-01-08

2008-01-08

Le, Thanh Cong (Department: 2618)

Telecommunications

Receiver or analog modulated signal frequency converter

Local control of receiver operation

C455S296000, C375S346000

Reexamination Certificate

active

11019033

ABSTRACT:
A DC offset cancel circuit includes an analog adder1to whose one input a baseband analog signal output from a high-frequency reception section is input and to whose other input an analog correction signal output from a D/A converter7is input, and which corrects the reference voltage value of the baseband analog signal analogically to cancel a DC offset, an adder3which has the output of the A/D converter2as its one input and subtracts the lower bits of a sample value stored in a memory6to be described later as a DC offset value from the input value and outputs the resultant value, a control circuit5which outputs an output digital value of the A/D converter2as a sample value to the memory6,and a D/A converter7which converts a digital value of the upper bits of a sample value stored in the memory6to an analog correction signal and outputs the analog correction signal to the analog adder1.

REFERENCES:
patent: 6459889 (2002-10-01), Ruelke
patent: 2003/0086622 (2003-05-01), Klein Gunnewiek et al.
patent: 9-274539 (1997-10-01), None
patent: 9-331257 (1997-12-01), None

Affiliated with

Also associated with

Rating

DC offset cancel circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DC offset cancel circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DC offset cancel circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3930422