Boots – shoes – and leggings
Patent
1994-11-15
1996-05-21
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, G06F 1750
Patent
active
055196276
ABSTRACT:
A datapath circuit synthesizer converts an HDL circuit specification into a circuit netlist. The behavioral description of the specified circuit is divided into two distinct parts: datapath logic and control logic. The control logic is implemented in standard cells or gate arrays using a logic synthesizer. The datapath logic is optimally synthesized using a datapath synthesizer having a library of datapath elements, including both structural components and computational components, where some of the computational components are complex circuits having multiple, parallel outputs. Each computational component has associated therewith a set of one or more datapath expressions performed thereby. The received HDL circuit specification is converted into circuit data structures representing the circuit's datapath expressions and structural components. The datapath synthesizer locates all datapath elements in said library matching each such datapath expression and structural component. Then an optimizer determines which datapath expressions can be "combined", or performed by a single library element, so as to reduce the circuit layout area used. The optimizer can combine multiple datapath expressions so as to use datapath circuit elements having multiple parallel outputs. Finally, one library element is selected for each datapath expression, or combined expression, on the basis of circuit area, speed, power or other optimization criteria. Then the connections between the selected circuit components are computed and the resulting circuit is output in the form of a circuit netlist.
REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4870598 (1989-09-01), Shaw et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5003487 (1991-05-01), Drumm et al.
patent: 5005136 (1991-04-01), Van Berkel et al.
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5212650 (1993-05-01), Hooper et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5257201 (1993-10-01), Berman et al.
patent: 5267175 (1993-11-01), Hooper
Keutzer, Kurt, "DAGON: Technology Binding and Local Optimization by DAG Matching," 24th ACM/IEEE Design Automation Conference, 1987, pp. 341-347.
Marek-Sadowska et al., "Timing Driven Placement," 1989 IEEE, pp. 94-97.
Avra et al., "Behavioral Synthesis of Testable Systems with VHDL," IEEE Computer Society Int'l Conference 1990, pp. 410-415.
Bhasker, "Process Graph Analyzer: A Front End Tool for VHDL Behavioral Synthesis", 1988 Annual Systems Science Int'l Conference, pp. 248-255.
Chapman et al., "Verified High-Level Synthesis in BEDROC," 1992 (March) European Design Automation Conference, pp. 59-63.
Chu et al., "HYPER: An Interactive Synthesis Environment for High Performance Real Time Applications," 1989 Int'l Conference on Computer Design; pp. 432-435.
Chu et al., "Hardware Selection and Clustering in the HYPER Synthesis System," European Design Automation Conference (March '1992), pp. 176-180.
Nagasamy et al., "Specification, Planning, and Synthesis," IEEE Design & Test of Computers, vol. 9 IsZ, Jun. 1992, pp. 58-68.
Rabaey et al., "Fast Prototyping of Datapath-Intensive Architectures," IEEE Design & Test of Computers, Jun. 1991, pp. 40-51.
Rundensteiner et al., "Component Synthesis From Functional Descriptions," IEEE Trans. on CAD of ICs and Systems, vol. 12, No. 9, Sep. '93, pp. 1287-1299.
Staus, "Synthesis From Register Transfer Level VHDL," 1989 IEEE Computer Society Int'l Conference, pp. 473-477.
Mahmood, M.; "A Formal Approach to VLSI Control-Unit and Local Microcode Synthesis," University of Waterloo, pp. 60-91, 1990.
Mahmood, M. et al.; "A Formal Language Model of Local Microcode Synthesis," VLSI Design Methods-I, pp. 23-41, Elsevier Science Publishers B.V., 1990.
Pangrle, B. M. et al.; "Design Tools for Intelligent Silicon Compilation," IEEE Transactions on Computer-Aided Design, vol. CAD-6, No1 6, Nov. 1987.
Kahrs, Mark; "Matching a Parts Library in a Silicon Compiler,"; IEEE, CH2353-1/86/0000/0169$01.00, 1986, pp. 169-172.
Mahmood, M. et al.; "A Formal Approach to Control-Unit Synthesis," Department of Electrical and Computer Engineering, Department of Computer Science, University of Waterloo, Waterloo, Ontario, Canada, no date.
Paulin, P. G. et al.; "HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis," IEEE, 23rd Design Automation Conference, pp. 587-594, no date.
Tseng, Chia-Jeng et al.; "Automated Synthesis of Data Paths in Digital Systems," IEEE. Transactions on Computer-Aided Design, vol. CAD-5, No. 3, Jul. 1986, pp.379-395.
Kingsley Christopher H.
Mahmood Mossaddeq
Sharma Balmukund K.
Garbowski Leigh Marie
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Datapath synthesis method and apparatus utilizing a structured c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Datapath synthesis method and apparatus utilizing a structured c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Datapath synthesis method and apparatus utilizing a structured c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2043823