Data-transmitter-receiver

Details Data-transmitter-receiver Data-transmitter-receiver

1997-10-14

1998-10-13

Chung, Phung M.

Excavating

371 671, 371 682, 375354, 375226, 375224, G06K 504, G11B 500

Patent

active

058223290

ABSTRACT:
In transmitting and receiving signals between a plurality of units in a information processing system, signals can be transmitted and received between circuits operated by asynchronous clocks which are the same in period (frequency) but not necessarily to be the same in phase, thereby permitting the information processing system to operate with a shorter clock period. A delay circuit arranged in the communication path is so controllable that the data sent out in synchronism with the clock signal of a transmitting unit is correctly retrieved in synchronism with the clock signal of a receiving unit. Further, data having a predetermined simple pattern is sent out in synchronism with the clock signal of the transmitting unit, and it is decided whether the data has been correctly received by the receiving unit. The delay circuit is automatically controlled by use of the result of decision.

REFERENCES:
patent: 4301417 (1981-11-01), Jansen et al.
patent: 4426713 (1984-01-01), Shimizu et al.
patent: 5524112 (1996-06-01), Azuma et al.

Affiliated with

Also associated with

Rating

Data-transmitter-receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data-transmitter-receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data-transmitter-receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-320926