Multiplex communications – Network configuration determination – In a bus system
Patent
1997-10-24
2000-08-29
Kizou, Hassan
Multiplex communications
Network configuration determination
In a bus system
370364, 370424, 370489, H04L 228
Patent
active
061118591
ABSTRACT:
A computer chip includes a data transfer network. The data transfer network comprises a backbone bus, a plurality of communication ports and a plurality of devices or modules each coupled to the backbone bus. Each of the devices includes or is coupled to one or more communication ports. Some of communication ports are operable to transmit and receive data on the backbone bus. Furthermore, the communication ports are interconnected in a ring topology forming a circular bus or a semi-circular bus. A subset of the communication ports may transmit and receive data on the circular bus or semi-circular bus. For the semi-circular bus, the communication ports are not coupled to form a complete ring topology. The communication ports may be operable to communicate with each other over the backbone bus and/or the circular bus. Each of the communication ports includes backbone bus interface logic, circular bus interface logic, one or more data transfer buffers and/or control logic. The communication ports are preferably able to transfer communications between the backbone bus, the circular bus and/or the modules.
REFERENCES:
patent: 4293948 (1981-10-01), Soderblom
patent: 4468734 (1984-08-01), Lanier et al.
patent: 4797882 (1989-01-01), Maxemchuk
patent: 4933933 (1990-06-01), Dally et al.
patent: 5041963 (1991-08-01), Ebersole et al.
patent: 5191652 (1993-03-01), Dias et al.
patent: 5351243 (1994-09-01), Kalkunte et al.
patent: 5383191 (1995-01-01), Hobgood et al.
patent: 5394389 (1995-02-01), Kremer
patent: 5485458 (1996-01-01), Oprescu et al.
patent: 5500852 (1996-03-01), Riley
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5859983 (1999-01-01), Heller et al.
patent: 5905873 (1999-05-01), Hartmann et al.
patent: 5970069 (1999-10-01), Kumar et al.
Itano, et al "HIRB: A Hierarchical Ring Bus" University of Tsukuba, Japan, Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, 1986, pp. 206-213.
Kim et al., "A Relational Dataflow Database Machine Based on Heirarchical Ring Network," Korea Advanced Institute of Technology, Proceedings of the International Conference on Fifth Generation Computer Systems, 2984, pp. 489-496.
Su, et al., "Adaptive Fault-Tolerant Deadlock-Free Routing of the Slotted Ring Multiprocessor," IEEE Transactions on Computers, vol. 45, No. 6, Jun. 1996, pp.666-683.
Gustavson, D.B., "Scalable Coherent Interface and Related Standards Projects," IEEE vol. 12, No. 1, pp. 10-22, Feb. 1992.
Cha, et al, "Simulated Behaviour of Large Scale SCI Rings and Tori," Depts. of Engineering and Computer Science, University of Cambridge, United Kingdom, pp. 1-21, Proceedings of 5th IEEE Symposium on Parallel and Distributed Processing, Dallas, Texas, Dec. 1993.
Franklin, et al, "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References," IEEE Transactions on Computers, vol. 45, No. 5, May 1996, pp. 552-571.
Barroso, et al, "Performance Evaluation of the Slotted Ring Multiprocessor," IEEE Transactions on Computers, vol. 44, No. 7, July 1995, pp. 878-890.
Bhuyan, et al, "Approximate Analysis of Single and Multiple Ring Networks," IEEE Transactions on Computers, vol. 38, No. 7, Jul. 1989, pp. 1027-1040.
Arden, et al, "Analysis of Chordal Ring Network," IEEE Transactions on Computers, Vo. C-30, No. 4, Apr. 1981, pp. 291-301.
Kubiatowicz et al, "The Alweife CMMU: Addressing the Multiprocessor Communications Gap," Extended Abstract for Hot Chips '94, 1994, pp. 1-3.
Kubiatowicz et al, "The Anatomy of a Message in the Alewife Multiprocessor," Proceedings of the International Conference on Supercomputing (ICS) 1993, pp. 195-206, Jul. 1993.
Godfrey Gary M.
Hartmann Alfred C.
Lambrecht J. Andrew
Advanced Micro Devices , Inc.
Hood Jeffrey C.
Iselin Louis H.
Kizou Hassan
Slavitt Mitchell
LandOfFree
Data transfer network on a computer chip utilizing combined bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer network on a computer chip utilizing combined bus , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer network on a computer chip utilizing combined bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1256114