Boots – shoes – and leggings
Patent
1990-05-16
1991-03-12
Lee, Thomas C.
Boots, shoes, and leggings
364228, 3642283, 3642285, 364229, 3642392, 3642399, 3642433, 3642448, 3642446, G06F 1316, G06F 1338, G06F 1516
Patent
active
049997688
ABSTRACT:
A data transfer control unit for completing data transfer between two systems using data transfer interfaces equipped with a controller, a serial I/O interface, and a dual port RAM. The controller is dedicated to controlling interfacing between the system and an outside source. Writing data from the outside source into the dual port memory is indicated by an internal flag. When this flag is set, it indicates that data has been loaded and needs to be moved to the system RAM.
REFERENCES:
patent: 4309754 (1982-01-01), Dinwiddie, Jr.
patent: 4363093 (1982-12-01), Davis et al.
patent: 4451884 (1984-05-01), Heath et al.
patent: 4454595 (1984-06-01), Cage
patent: 4462075 (1984-07-01), Mori et al.
patent: 4641238 (1987-02-01), Kneib
patent: 4700292 (1987-10-01), Campanini
patent: 4724520 (1989-02-01), Athanas et al.
patent: 4751648 (1988-06-01), Sears, III et al.
patent: 4764896 (1988-08-01), Freimark et al.
patent: 4773043 (1988-09-01), Kesler
patent: 4796232 (1989-01-01), House
"Dual Port Dynamic RAM Controller", Intel, 10/86.
"16-Bit MC68000 Microprocessor User's Manual", Motorola Semiconductors Japan Inc. (1981).
Chan Emily Y.
Lee Thomas C.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Data transfer control units each of which comprises processors a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer control units each of which comprises processors a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer control units each of which comprises processors a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-452448