Data transfer control device and electronic equipment

Details Data transfer control device and electronic equipment Data transfer control device and electronic equipment

2006-08-01

2006-08-01

Vu, Thong (Department: 2142)

Electrical computers and digital processing systems: multicomput

Bused computer networking

C709S250000, C710S033000, C710S052000, C710S107000, C714S712000, C370S463000, C370S391000, C370S389000, C386S349000, C386S349000

Reexamination Certificate

active

07085855

ABSTRACT:
The objective of the present invention is to provide a data transfer control device and electronic equipment that guarantee stable operation even if a reset that clears the node topology information occurs. When a CPU (firmware) of a data transfer control device in accordance with the IEEE 1394 standard issues a data transfer start (or resume) command during a bus reset period, the execution of that command is canceled. The fact that the command has been canceled is informed to the CPU by an interrupt. The command is canceled by using a signal that is active during the bus reset period to mask a signal that goes active when a command is issued. When a pause command is issued, the transfer processing pauses at a previously determined pause location. Transfer data is automatically divided into a series of packets to be transferred continuously by the hardware. When a resume command and a pause command for transfer data have been issued together, the CPU executes the transfer processing in steps then pauses the transfer processing.

REFERENCES:
patent: 5404548 (1995-04-01), Nishioka
patent: 5412803 (1995-05-01), Bartow et al.
patent: 5457694 (1995-10-01), Smith
patent: 5535208 (1996-07-01), Kawakami et al.
patent: 5764930 (1998-06-01), Staats
patent: 5923673 (1999-07-01), Henrikson
patent: 6219736 (2001-04-01), Klingman
patent: 6298406 (2001-10-01), Smyers
patent: 6332159 (2001-12-01), Hatae et al.
patent: 6343260 (2002-01-01), Chew
patent: 6360053 (2002-03-01), Wood et al.
patent: 6389496 (2002-05-01), Matsuda
patent: 6512767 (2003-01-01), Takeda et al.
patent: 6810445 (2004-10-01), Sato et al.
patent: 2002/0057893 (2002-05-01), Wood et al.
patent: 0 682 430 (1995-11-01), None
patent: 0 831 496 (1998-03-01), None
patent: A 8-293879 (1996-11-01), None
patent: A 10-178438 (1998-06-01), None
patent: A 11-224220 (1999-08-01), None
“1394 Bridge Controller, INIC-1410: ATA/ATAPI IDE to IEEE1394 Bridge Controller Solution”, Taking Data Further. ™, Initio Corporation, Feb. 1, 2000.
http://www.oxsemi.com/products/main.html, “Lastest product—the OXFW900”, Mar 14, 2000.
“SAA7356HL, P1394a Compatibility Asynchronous Link Layer Controller”, Phillips Semiconductors Co., Ltd. w/English-language translation.
Serial Bus Reset Detection, XP-002190496, Mar. 20, 1997.

Affiliated with

Also associated with

Rating

Data transfer control device and electronic equipment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transfer control device and electronic equipment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer control device and electronic equipment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3697505