Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1998-01-20
2001-11-13
Ton, Dang (Department: 2661)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
Reexamination Certificate
active
06317442
ABSTRACT:
BACKGROUND
1. Field of the Invention
A hybrid data parallel/serial data transfer system, in general, and a data transfer system with phase adjustment and symbol coding for switching digital data packets via a cross bar network in order to facilitate massive high speed transfer of information with a limited number of signal lines, in particular.
2. Prior Art
Traditionally, data transfer can take one of two forms, viz. serial or parallel. For high speed transfers, the serial stream will, typically, need to be a synchronous data stream, although asynchronous serial transfer is possible.
Conventional serial transfer, either synchronous or asynchronous, converts a byte or symbol into a single bit stream, usually with a serial clock signal included within the byte or symbol. With an embedded clock included within the data transmission, the symbol or byte can be accurately recovered. However, this process effectively results in a parallel-to-serial-to-parallel data transfer over a single signal line or path.
Conventional parallel transfer involves sending data into a parallel bus which is, typically, connected to a buffer register. After some defined delay, which allows the data line to be settled, a “Strobe” signal is then supplied to the buffer register in order to latch data into the receiving circuit or register.
Conventional high speed parallel transfer of data involves phase adjustment circuits. Each individual bit of a data transfer is fed into various delay lines to insure that the several bits arrive at the receiving data latch at the same time and that the “Strobe” arrives somewhat later with sufficient margin for the data to be reliably latched. This design limits the speed of the transfer by requiring the cycle time to be larger than the phase adjustment time of the various signal paths. Furthermore, this design requires the data signal to be valid for longer then the largest delay, which further limits the speed of the transfer.
An even higher-speed conventional parallel transfer uses synchronous transfer on each of the plurality of lines. Each line is a standard synchronous serial transfer line complete with a unique sync symbol (“SYNC”). A transmitting circuit sends a byte or data to each individual line to be sent out after the initial “SYNC” symbol. Thus, for N lines, N symbols are required. In addition, each line may have an uneven length depending upon whether or not the total bytes of the transmission are divisible by N. If not, some padding bytes will be needed to fill the void which represents a further waste of bandwidth.
CROSS REFERENCE
Reference is made to co-pending application entitled HYBRID INTERFACE FOR PACKET DATA SWITCHING by Henry P. Ngai, filed on Nov. 24, 1997, bearing Ser. No. 08/977,663 (NEEC-1) now U.S. Pat. No. 6,128,319.
SUMMARY OF THE INVENTION
The invention allows parallel transfer of data without the limitation imposed by the phase difference of the different signal paths. The invention includes a transmitter which converts a byte (typically 8 bits) into a 9 bit data symbol. In order to be considered valid data, the 9 bit symbol must contain at least one bit which is a “0”. Each bit of a symbol is then transferred on a different signal line using a high speed data transfer. Thus, each of the data bits of the symbol is transferred independent of the others. The data bits are reassembled at the receiver. Much higher data transfer is possible than in a conventional serial data transfer. Multi-giga bit or Tera bits can easily be transferred over a long distance using this invention.
Furthermore, there is no requirement for a unique “SYNC” symbol for each of the N+1 lines, making the system a lot more economical in bandwidth than the conventional design. Instead, a single, unique symbol comprising all zeroes followed by a symbol comprising all ones for a total of two symbols for N+1 lines is necessary to indicate the start of a transmission. This provides a much more economical approach for a larger number of N.
REFERENCES:
patent: 5323354 (1994-06-01), Hadano
patent: 5602882 (1997-02-01), Co et al.
patent: 5608731 (1997-03-01), Upp et al.
Auvinen Stuart T.
Network Excellence for Enterprises Corp.
Ton Dang
Weber, Jr. G. Donald
LandOfFree
Data switching system with cross bar transmission does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data switching system with cross bar transmission, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data switching system with cross bar transmission will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2595722