Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2007-03-13
2007-03-13
Shalwala, Bipin (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S090000, C345S095000, C345S204000, C349S033000, C349S034000
Reexamination Certificate
active
11091012
ABSTRACT:
An image display device includes two data signal line drive circuits and two scan signal line drive circuits configured differently from each other. Different data signal line drive circuits and scan signal line drive circuit are compatible with different display formats. A display can be produced in the most suitable display format, and power consumption also can be reduced, by switch operating drive circuits according to the kind of input video and environmental conditions. Further, an image can be written over another image by writing video signals to signal lines with a time lag using a plurality of drive circuits; therefore, a superimposed display can be produced without externally processing the video signals. Thus, both a satisfactory image display and low power consumption can be achieved in an image display device.
REFERENCES:
patent: 5600344 (1997-02-01), Sono et al.
patent: 5638501 (1997-06-01), Gough et al.
patent: 5898417 (1999-04-01), Kanno et al.
patent: 5973661 (1999-10-01), Kobayashi et al.
patent: 6181317 (2001-01-01), Taguchi et al.
patent: 6232938 (2001-05-01), Tsuchida et al.
patent: 6232949 (2001-05-01), Imamura
patent: 6335778 (2002-01-01), Kubota et al.
patent: 6340959 (2002-01-01), Inamori
patent: 6353460 (2002-03-01), Sokawa et al.
patent: 0 558 056 (1993-09-01), None
patent: 61-128292 (1986-06-01), None
patent: 01-119191 (1989-05-01), None
patent: 02-210985 (1990-08-01), None
patent: 02-244880 (1990-09-01), None
patent: 03-051887 (1991-03-01), None
patent: 04-204628 (1992-07-01), None
patent: 04-294324 (1992-10-01), None
patent: 04-309995 (1992-11-01), None
patent: 06-250602 (1994-09-01), None
patent: 07-253566 (1995-10-01), None
patent: 07-294873 (1995-11-01), None
patent: 07-295520 (1995-11-01), None
patent: 08-137443 (1996-05-01), None
patent: 09-244852 (1997-09-01), None
patent: 09-329807 (1997-12-01), None
patent: 2000-187470 (2000-07-01), None
patent: 2000-339984 (2000-12-01), None
patent: 3056631 (2001-04-01), None
patent: 2002-175045 (2002-06-01), None
patent: 1997-22933 (1997-05-01), None
patent: 1997-50043 (1997-07-01), None
patent: 303448 (1997-04-01), None
Brownlow Michael James
Cairns Graham Andrew
Kaise Yasuyoshi
Kubota Yasushi
Maeda Kazuhiro
Conlin David G.
Daley, Jr. William J.
Edwards Angell Palmer & & Dodge LLP
Kovalick Vincent E.
Shalwala Bipin
LandOfFree
Data signal line drive circuit, drive circuit, image display... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data signal line drive circuit, drive circuit, image display..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data signal line drive circuit, drive circuit, image display... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3735276