Data sampling clock edge placement training for high speed...

Details Data sampling clock edge placement training for high speed... Data sampling clock edge placement training for high speed...

2007-08-21

2007-08-21

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S237000

Reexamination Certificate

active

10990658

ABSTRACT:
Circuits, methods, and apparatus for training a phase shift circuit to provide a phase shift for improved data recovery. A specific embodiment of the present invention provides a variable delay cell. A delay through the variable delay cell is changed while training patterns are received. The presence of errors in the received data pattern is tracked, and from the presence or absence of errors a preferred delay is selected and used for receiving data.

REFERENCES:
patent: 4795985 (1989-01-01), Gailbreath, Jr.
patent: 6154498 (2000-11-01), Dabral et al.
patent: 6373289 (2002-04-01), Martin et al.
patent: 6373305 (2002-04-01), Stine
patent: 6496043 (2002-12-01), Moss et al.
patent: 6622256 (2003-09-01), Dabral et al.
patent: 6889334 (2005-05-01), Magro et al.
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 7042252 (2006-05-01), Galloway et al.
patent: 7187598 (2007-03-01), Daugherty et al.
patent: 7210050 (2007-04-01), Dabral

Affiliated with

Also associated with

Rating

Data sampling clock edge placement training for high speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data sampling clock edge placement training for high speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data sampling clock edge placement training for high speed... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3856459