Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2011-04-19
2011-04-19
Deppe, Betsy L (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S333000, C375S359000, C375S368000
Reexamination Certificate
active
07929654
ABSTRACT:
A clock and data recovery circuit and method are used in a digital data communications system. The circuit and method are effectively employed for high speed, burst-mode transmission and allow rapid recovery of the clock and data signals without the need for an extended header, and notwithstanding the presence of substantial timing jitter. The method adaptively selects from among three delay times for the extraction of data by identifying a frequently recurring incoming pattern in the incoming data. The delay time is selected in a manner that insures that the same pattern is present in the reconstructed, resynchronized output data.
REFERENCES:
patent: 5164966 (1992-11-01), Hershberger
patent: 6122335 (2000-09-01), Colella et al.
patent: 6304622 (2001-10-01), Conradi et al.
patent: 6526109 (2003-02-01), Chang et al.
patent: 6545507 (2003-04-01), Goller
patent: 6567484 (2003-05-01), Hirota et al.
patent: 7069481 (2006-06-01), Lee et al.
patent: 7099400 (2006-08-01), Yang et al.
patent: 7099424 (2006-08-01), Chang et al.
patent: 7340021 (2008-03-01), Churchill et al.
patent: 2002/0090044 (2002-07-01), Lee et al.
patent: 2003/0142740 (2003-07-01), Haunstein et al.
patent: 2003/0174766 (2003-09-01), Don et al.
patent: 2004/0022339 (2004-02-01), Nakao
patent: 2004/0114632 (2004-06-01), Yuuki et al.
patent: 2004/0120352 (2004-06-01), Jungerman
patent: 2004/0153681 (2004-08-01), Cao
patent: 2005/0015638 (2005-01-01), Zhang
patent: 2005/0046456 (2005-03-01), D'Haene et al.
patent: 2005/0135527 (2005-06-01), Masui et al.
patent: 2005/0238093 (2005-10-01), Payne et al.
patent: 2006/0031701 (2006-02-01), Nam et al.
patent: 2006/0062327 (2006-03-01), Dally
patent: 2007/0064848 (2007-03-01), Desai
patent: 2008/0137789 (2008-06-01), Cranford et al.
patent: 2008/0187080 (2008-08-01), Lee et al.
patent: 2001/0000854 (2001-01-01), None
patent: 2001/0051772 (2003-03-01), None
P. S. Han and W. Y. Choi, “1 Gbps Gated-oscillator Burst Mode CDR with Half-rate Clock Recovery,” Journal of Semiconductor Technology and Science, vol. 4, No. 4, Dec. 2004.
“HFTA-07.0: Precision reference clock usage in clock and data recovery circuits”, Maxim Integrated Products, App. Note 1925, Mar. 13, 2003, p. 1-4, found at http://pdfserv.maxim-ic.com/en/an/AN1925.pdf.
R. Bhatti et al., “2 Gbps SerDes design based on IBM Cu-11(130nm)standard cell technology”, ACM Great Lakes Symposium on VLSI, 2006, p. 198-203.
Fischer Wilhelm C.
Inglis David A.
Ota Yusuke
Buff Ernest D.
Deppe Betsy L
Ernest D. Buff & Assoc. LLC
Fish Gordon E.
Zenko Technologies, Inc.
LandOfFree
Data sampling circuit and method for clock and data recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data sampling circuit and method for clock and data recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data sampling circuit and method for clock and data recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2732322