Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2006-03-16
2010-06-29
Fan, Chieh M (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S360000
Reexamination Certificate
active
07746971
ABSTRACT:
Serially transferred data is over sampled with a multiphase clock signal generated as a result of shifting a predetermined frequency clock signal by a predetermined phase each, to obtain over sampling data; generating clock patterns, having mutually different phase states according to a data phase state of the over sampling data. A first phase pattern generated from the over sampling data is compared with a second phase pattern generated from the clock pattern, and the number of bits to extract from the over sampling data is controlled. A phase error of the over sampling data is detected based on the first phase pattern and the second phase pattern. Bits to extract from the over sampling data is selected to restore the data based on the phase state of the clock pattern and the phase error.
REFERENCES:
patent: 6441667 (2002-08-01), Boerstler et al.
patent: 6831491 (2004-12-01), Karlquist
patent: 7142486 (2006-11-01), Masui et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2002/0027964 (2002-03-01), Yoo et al.
patent: 2002/0085657 (2002-07-01), Boerstler
patent: 2002/0085658 (2002-07-01), Boerstler
patent: 2002/0140486 (2002-10-01), Boerstler et al.
patent: 2003/0190006 (2003-10-01), Nagano
patent: 2004/0078613 (2004-04-01), Boerstler et al.
patent: 2004/0114632 (2004-06-01), Yuuki et al.
patent: 2004/0202266 (2004-10-01), Gregorius et al.
patent: 2004/0205416 (2004-10-01), Shirota
patent: 2005/0069070 (2005-03-01), Paillet et al.
patent: 2005/0135527 (2005-06-01), Masui et al.
patent: 1 538 775 (2005-08-01), None
patent: 2002-190724 (2002-07-01), None
patent: 2004-128980 (2004-04-01), None
patent: WO 03/036853 (2003-05-01), None
Chih-Kong Ken Yang , Ramin farjad-rad and Mark A. Horowitz, “A 0.5- m CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling” 1998 IEEE.
Ema Hidetoshi
Masui Naruhiro
Dickstein & Shapiro LLP
Fan Chieh M
Fotakis Aristocratis
Ricoh & Company, Ltd.
LandOfFree
Data recovery method, data recovery circuit, data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data recovery method, data recovery circuit, data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data recovery method, data recovery circuit, data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4204589