Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1994-01-21
1994-08-23
Chin, Stephen
Pulse or digital communications
Spread spectrum
Direct sequence
331 11, 371 1, H03D 324
Patent
active
053414055
ABSTRACT:
Data recovery apparatus for receiving two channels of data signal portions skewed in time and recovering from them two data signal portions synchronized with a con, non clock signal. The apparatus includes a phase comparator circuit and a latch circuit associated with each channel of data signals, a single voltage controlled oscillator that generates a clock signal VCO-CLK in response to a VCO control signal and a single charge pumping circuit for generating the VCO control signal. Each phase comparator circuit receives its associated channel of data signal portions and the VCO-CLK signal and generates pump-up/pump-down signals applied to the charge pumping circuit. Each latch circuit is triggered by a selected edge of the VCO-CLK signal, so that the latch circuits respectively provide recovered data signal portions synchronized with the VCO-CLK signal, which may then be recombined in the same sequence as they were originally divided from a common high data-rate signal.
REFERENCES:
patent: 3456026 (1965-10-01), Kwartiroff et al.
patent: 3465101 (1969-09-01), Christian et al.
patent: 3555194 (1971-01-01), Goto
patent: 3733550 (1973-05-01), Tazaki et al.
patent: 3980826 (1976-09-01), Widmer
patent: 3993953 (1976-11-01), Lender et al.
patent: 4083010 (1978-04-01), Looschen
patent: 4371974 (1983-02-01), Dugan
patent: 4380815 (1983-04-01), Clendening
patent: 4516248 (1985-05-01), Barclay et al.
patent: 4553102 (1985-11-01), Yoshida
patent: 4563767 (1986-01-01), Brandt
patent: 4627073 (1986-12-01), Sheppard et al.
patent: 4630286 (1986-12-01), Betts
patent: 4637036 (1987-01-01), Kobari
patent: 4818995 (1989-04-01), Takahashi et al.
patent: 4821298 (1989-04-01), Lagadec et al.
patent: 4823360 (1989-04-01), Tremblay et al.
patent: 4852129 (1989-07-01), Schwartz
patent: 4862485 (1989-08-01), Guinea et al.
patent: 4932073 (1990-06-01), Ueda
patent: 5097489 (1992-03-01), Tucci
"Special Report-FDDI," Lightwave, Feb. 1991, pp. 32-34, 36, 37, 40, and 42-45.
"A 100 Mb/s Clock Recovery and Data Retiming Chip Set" by Kolluri et al.
Product Specification for NE/SA5068 Circuit, Philips Components, 1989.
Product Specification for NE568A Phase-Locked Loop Circuit, Signetics Co., 1988.
Chin Stephen
Digital Equipment Corporation
Johnston A. Sidney
Kozik Kenneth F.
Vo Don N.
LandOfFree
Data recovery apparatus and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data recovery apparatus and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data recovery apparatus and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-508394