Data recording system buffer management and multiple host interf

Details Data recording system buffer management and multiple host interf Data recording system buffer management and multiple host interf

1988-07-18

1992-06-09

Shaw, Gareth D.

395275, DIG 1, DIG 1, DIG 1, DIG 1, DIG 1, DIG 1, DIG 1, G06F 1312

Patent

active

051214806

ABSTRACT:
A circuit is provided for control and data transfer between a standard data storage device interface and one of a choice of several host computers. Parallel transition memories in conjunction with a buffer memory under common control of a buffer manager increase the transfer efficiency between the data storage unit and the host computer. Selectable register banks provide interface compatibility with multiple host computers for implementation of the invention.

REFERENCES:
patent: 4138732 (1979-02-01), Suzuki et al.
patent: 4590551 (1986-05-01), Mathews
patent: 4604683 (1986-08-01), Russ et al.
patent: 4692893 (1987-09-01), Casper
patent: 4723223 (1988-02-01), Hanada
patent: 4825357 (1989-04-01), Ouies et al.
patent: 4864496 (1989-09-01), Triolo et al.
patent: 4930069 (1990-05-01), Batra et al.
patent: 5001625 (1991-03-01), Thomas et al.

Affiliated with

Also associated with

Rating

Data recording system buffer management and multiple host interf does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data recording system buffer management and multiple host interf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data recording system buffer management and multiple host interf will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1811831