Data reception device with error detection and correction

Details Data reception device with error detection and correction Data reception device with error detection and correction

1996-09-25

1999-05-11

Chin, Stephen

Pulse or digital communications

Testing

With indicator

371 402, 371 51, 375224, H04B3/46;17/00

Patent

active

059036060

ABSTRACT:
A receiver receives transmitted data, and a decoder detects the number of error bits in the received data based on check data contained in the received data. If the number of error bits is 2 or less, then when an error correction is instructed by a selector switch, the decoder effects an error correction on message data, and the corrected message data are stored in a RAM. If the number of error bits is more than 2, the decoder does not effect an error correction on the message data, and the message data with error bits are stored in the RAM. When the message data stored in the RAM are displayed on a display screen, the user sees either the corrected message or the uncorrected message.

REFERENCES:
patent: 4618955 (1986-10-01), Sharpe et al.
patent: 4701914 (1987-10-01), Matsushita
patent: 4958349 (1990-09-01), Tanner et al.
patent: 5311520 (1994-05-01), Raghavachari
patent: 5533035 (1996-07-01), Saxena et al.

Affiliated with

Also associated with

Rating

Data reception device with error detection and correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data reception device with error detection and correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data reception device with error detection and correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-251831