Telegraphy – Systems – Line-clearing and circuit maintenance
Patent
1977-05-11
1978-12-19
Griffin, Robert L.
Telegraphy
Systems
Line-clearing and circuit maintenance
178 88, H04L 700
Patent
active
041307240
ABSTRACT:
A data receiver with synchronizing-sequence detection circuit which comprises a bandpass filter for selecting a channel signal component of carrier frequency f.sub.c, a zero-crossing detector, pulse interval measuring means and a pulse pattern analyzer, which detection circuit detects on the basis of the substantially constant period duration of f.sub.c the synchronizing period associated with the synchronizing sequence of which detects on the basis of the no longer constant period duration of f.sub.c the training period following after the synchronizing period.
REFERENCES:
patent: 3564419 (1971-02-01), Yackish
patent: 3902123 (1975-08-01), Oomen
patent: 3978407 (1976-08-01), Forney, Jr. et al.
patent: 4063244 (1977-12-01), Van de Kop
Bousmar Michel A. M. J.
Christiaens Michel J. P.
Briody Thomas A.
Griffin Robert L.
Masinick Michael A.
Steckler Henry I.
Streeter William J.
LandOfFree
Data receiver with synchronizing sequence detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data receiver with synchronizing sequence detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data receiver with synchronizing sequence detection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2374499