Data receiver with clock recovery circuit

Details Data receiver with clock recovery circuit Data receiver with clock recovery circuit

2011-01-04

2011-01-04

Tran, Khai (Department: 2611)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

Reexamination Certificate

active

07864907

ABSTRACT:
A data receiver has a sampling unit connected to a data signal input and configured to sample a data signal amplitude and amplify the sampled data signal amplitude to a predetermined value, a sampling clock generator unit connected to the sampling unit and configured to predetermine a sampling clock for the sampling unit, an evaluation unit connected to the sampling unit and configured to determine the time duration required by the sampling unit for amplifying the sampled data signal amplitude to the predetermined value and evaluate the time duration determined, and a control unit connected to the evaluation unit and the sampling clock generator and configured to define the sampling clock on the basis of the evaluation of the time duration determined by the evaluation unit.

REFERENCES:
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 6442091 (2002-08-01), Verbeck
patent: 6466500 (2002-10-01), Wicht et al.
patent: 7173993 (2007-02-01), Engl et al.
patent: 7184502 (2007-02-01), Engl et al.
patent: 2001/0038564 (2001-11-01), Verbeck
patent: 2001/0043119 (2001-11-01), Wicht et al.
patent: 2003/0122600 (2003-07-01), Engl et al.
patent: 2003/0142770 (2003-07-01), Engl et al.
patent: 2003/0161430 (2003-08-01), Sou
patent: 2004/0202266 (2004-10-01), Gregorius et al.
patent: 2006/0044171 (2006-03-01), Noguchi
patent: 2006/0056558 (2006-03-01), Chou et al.
patent: 2006/0197692 (2006-09-01), Gong et al.
patent: 10023362 (2002-10-01), None
patent: 10157437 (2003-06-01), None
patent: 10203596 (2003-08-01), None
patent: 10301130 (2003-09-01), None
patent: 102004014695 (2004-11-01), None
patent: 19844968 (2005-11-01), None
patent: 1148509 (2001-10-01), None
Mark Horowitz et al., “High-Speed Electrical Signaling: Overview and Limitations”, IEEE Micro, vol. 18, Issue 1, pp. 12-24, Jan./Feb. 1998.

Affiliated with

Also associated with

Rating

Data receiver with clock recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data receiver with clock recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data receiver with clock recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2733905