Patent
1994-07-05
1996-07-09
Kim, Ken S.
395250, 39518213, 395800, G06F 934
Patent
active
055353460
ABSTRACT:
The disclosed data processor (10) has a future file (60) for providing the most recent value of a set of architectural registers (32, 36) to the various execution units (20, 22, 24, 26, 28, 30) of the data processor. The most recent value of the set of architectural registers is determined with respect to the original instruction sequence. The future file provides a single source for operand look-up at instruction dispatch and can be corrected in a single cycle in the event of an exception condition.
REFERENCES:
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5355457 (1994-10-01), Shebanon et al.
patent: 5404470 (1995-04-01), Miyake
IEEE, 1985; "Implementation of Precise Interrupts in Pipelined Processors," Smith & Pleszkun, pp. 36-41.
Superscalar Microprocessor Design, Johnson; pp. 94-95.
Chastain Lee E.
Kim Ken S.
Motorola Inc.
LandOfFree
Data processor with future file with parallel update and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor with future file with parallel update and method , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with future file with parallel update and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1875685