Data processor with enhanced error recovery

Details Data processor with enhanced error recovery Data processor with enhanced error recovery

1993-11-09

1996-04-02

Beausoliel, Jr., Robert W.

39518204, G06F 1116

Patent

active

055048595

ABSTRACT:
Error detection and recovery is provided in a processor of small size and which can be integrated on a single chip by providing buffers for both data and processor status codes in order to contain errors until a subsequent check point preferably generated at the termination of each instruction is reached without detection of an error. Retry of an instruction can therefore be initiated using the status and data validated at the termination of the previous check point and without placing error correction processing in any critical path of the processor. Error detection is accomplished by comparing outputs of at least a pair of unchecked processors for both memory access requests and output data and status codes. Input to the processors is subjected to a parity check and parity check bits are generated for memory access requests. Error correcting codes are generated for data and status codes to allow correction of single bit errors during transmission within the processor or at a storage system. When an error is detected, all data which has not been validated, preferably by changing the logical value of a flag bit associated with each code, at the most recently generated check point is erased. Data codes in which the flag bit has been changed may be transferred to a storage system autonomously even after an error has occurred.

REFERENCES:
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4852092 (1989-07-01), Makita
patent: 4912707 (1990-03-01), Kogge et al.
patent: 4958273 (1990-09-01), Anderson et al.
patent: 5005174 (1991-04-01), Bruckert et al.
patent: 5016249 (1991-05-01), Hurst et al.
patent: 5029071 (1991-07-01), Kinoshita
patent: 5136595 (1992-08-01), Kimura
patent: 5193175 (1993-03-01), Cutts, Jr. et al.
patent: 5218606 (1993-06-01), Eguchi et al.
patent: 5260952 (1993-11-01), Peilstein, Jr. et al.
patent: 5317726 (1994-05-01), Horst
patent: 5353436 (1994-10-01), Horst
Microsoft Press, Computer Dictionary 2d ed. (1994) at 334.
Nohilly & Lund, IBM ES/9000.TM. System Architecture and Hardware, IEEE Int. Conf. on Comp. Design VLSI in Comp & Proc., Oct. 14-16, 1991, at 540.
Spainhower et al., IBM's ES/9000 Model 982's fault-tolerant design for consolidation, IEEE Micro, Feb. 1994 at 48.
Spainhower et al., Design for Fault-Tolerance in System ES/9000 model 900, Fault Tolerant Computing, 1992 Int'l. Symposium, at 38.

Affiliated with

Also associated with

Rating

Data processor with enhanced error recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor with enhanced error recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with enhanced error recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2023286