Boots – shoes – and leggings
Patent
1990-09-04
1993-01-12
Chan, Eddie P.
Boots, shoes, and leggings
364DIG1, 3642711, 3642328, G06F 1300, G06F 104
Patent
active
051796945
ABSTRACT:
An external sync signal generated by a clock generation circuit inside a single-chip microcomputer is supplied to an external terminal of this chip. The external sync signal is necessary in an external expansion mode but not in a single-chip mode. Therefore, the external sync signal is supplied to the external terminal through a control gate while a suitable control signal is inputted to a control terminal of the control gate. According to this circuit construction, control can be made in such a manner that the external sync signal is not supplied to the output terminal in the single-chip mode. As a result, it becomes possible to prevent noise from entering a signal supplied to an adjacent pin through a coupling capacity between the external terminals in the single-chip mode, and to reduce consumed power of an output buffer circuit which is disposed between the control gate and the external terminals.
REFERENCES:
patent: 3962683 (1976-06-01), Brown et al.
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4462072 (1984-07-01), Tague et al.
patent: 4503490 (1985-03-01), Thompson
Keida Haruo
Nagasaki Nobutaka
Tsukamoto Takashi
Chan Eddie P.
Hitachi , Ltd.
Hitachi Microcomputer & Engineering, Ltd.
LandOfFree
Data processor in which external sync signal may be selectively does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor in which external sync signal may be selectively , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor in which external sync signal may be selectively will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1226224