Boots – shoes – and leggings
Patent
1987-09-16
1989-08-29
Smith, Jerry
Boots, shoes, and leggings
3642318, 3642421, 3642641, 3642642, G06F 938, G06F 1326
Patent
active
048623520
ABSTRACT:
A data processor is provided with status logic for monitoring the instruction processing activity therein, and for providing a pulse width encoded status output signal having either a first duration if the next instruction is to be executed in a normal sequence, or a second duration if an exception condition has occurred which will delay or prevent the execution of the next instruction. In the preferred form, the status logic can detect various types of exception conditions in the CPU and will assert the status signal for respective durations for each such type. In a data processor having an internal instruction pipeline, the status logic may also monitor changes in the flow of instructions, and provide a "refill" signal to indicate that the prefetched instructions in the pipeline have be discarded.
REFERENCES:
patent: 4443848 (1984-04-01), Gehman
patent: 4608630 (1986-08-01), Schott
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4636656 (1987-01-01), Snowder et al.
patent: 4653018 (1987-03-01), Stadlmeier et al.
patent: 4760519 (1988-07-01), Papworth et al.
patent: 4788639 (1988-11-01), Tamaru
Hartvigsen Jay A.
Moyer William C.
Stanphill Russell C.
King Robert L.
Kulbaski James J.
Motorola Inc.
Smith Jerry
LandOfFree
Data processor having pulse width encoded status output signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor having pulse width encoded status output signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having pulse width encoded status output signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2244297